root / target-m68k / op_helper.c @ a7037b29
History | View | Annotate | Download (4 kB)
1 |
/*
|
---|---|
2 |
* M68K helper routines
|
3 |
*
|
4 |
* Copyright (c) 2007 CodeSourcery
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
#include "exec.h" |
21 |
|
22 |
#if defined(CONFIG_USER_ONLY)
|
23 |
|
24 |
void do_interrupt(int is_hw) |
25 |
{ |
26 |
env->exception_index = -1;
|
27 |
} |
28 |
|
29 |
#else
|
30 |
|
31 |
extern int semihosting_enabled; |
32 |
|
33 |
#define MMUSUFFIX _mmu
|
34 |
#define GETPC() (__builtin_return_address(0)) |
35 |
|
36 |
#define SHIFT 0 |
37 |
#include "softmmu_template.h" |
38 |
|
39 |
#define SHIFT 1 |
40 |
#include "softmmu_template.h" |
41 |
|
42 |
#define SHIFT 2 |
43 |
#include "softmmu_template.h" |
44 |
|
45 |
#define SHIFT 3 |
46 |
#include "softmmu_template.h" |
47 |
|
48 |
/* Try to fill the TLB and return an exception if error. If retaddr is
|
49 |
NULL, it means that the function was called in C code (i.e. not
|
50 |
from generated code or from helper.c) */
|
51 |
/* XXX: fix it to restore all registers */
|
52 |
void tlb_fill (target_ulong addr, int is_write, int is_user, void *retaddr) |
53 |
{ |
54 |
TranslationBlock *tb; |
55 |
CPUState *saved_env; |
56 |
target_phys_addr_t pc; |
57 |
int ret;
|
58 |
|
59 |
/* XXX: hack to restore env in all cases, even if not called from
|
60 |
generated code */
|
61 |
saved_env = env; |
62 |
env = cpu_single_env; |
63 |
ret = cpu_m68k_handle_mmu_fault(env, addr, is_write, is_user, 1);
|
64 |
if (__builtin_expect(ret, 0)) { |
65 |
if (retaddr) {
|
66 |
/* now we have a real cpu fault */
|
67 |
pc = (target_phys_addr_t)retaddr; |
68 |
tb = tb_find_pc(pc); |
69 |
if (tb) {
|
70 |
/* the PC is inside the translated code. It means that we have
|
71 |
a virtual CPU fault */
|
72 |
cpu_restore_state(tb, env, pc, NULL);
|
73 |
} |
74 |
} |
75 |
cpu_loop_exit(); |
76 |
} |
77 |
env = saved_env; |
78 |
} |
79 |
|
80 |
static void do_rte(void) |
81 |
{ |
82 |
uint32_t sp; |
83 |
uint32_t fmt; |
84 |
|
85 |
sp = env->aregs[7];
|
86 |
fmt = ldl_kernel(sp); |
87 |
env->pc = ldl_kernel(sp + 4);
|
88 |
sp |= (fmt >> 28) & 3; |
89 |
env->sr = fmt & 0xffff;
|
90 |
env->aregs[7] = sp + 8; |
91 |
} |
92 |
|
93 |
void do_interrupt(int is_hw) |
94 |
{ |
95 |
uint32_t sp; |
96 |
uint32_t fmt; |
97 |
uint32_t retaddr; |
98 |
uint32_t vector; |
99 |
|
100 |
fmt = 0;
|
101 |
retaddr = env->pc; |
102 |
|
103 |
if (!is_hw) {
|
104 |
switch (env->exception_index) {
|
105 |
case EXCP_RTE:
|
106 |
/* Return from an exception. */
|
107 |
do_rte(); |
108 |
return;
|
109 |
case EXCP_HALT_INSN:
|
110 |
if (semihosting_enabled
|
111 |
&& (env->sr & SR_S) != 0
|
112 |
&& (env->pc & 3) == 0 |
113 |
&& lduw_code(env->pc - 4) == 0x4e71 |
114 |
&& ldl_code(env->pc) == 0x4e7bf000) {
|
115 |
env->pc += 4;
|
116 |
do_m68k_semihosting(env, env->dregs[0]);
|
117 |
return;
|
118 |
} |
119 |
env->halted = 1;
|
120 |
env->exception_index = EXCP_HLT; |
121 |
cpu_loop_exit(); |
122 |
return;
|
123 |
} |
124 |
if (env->exception_index >= EXCP_TRAP0
|
125 |
&& env->exception_index <= EXCP_TRAP15) { |
126 |
/* Move the PC after the trap instruction. */
|
127 |
retaddr += 2;
|
128 |
} |
129 |
} |
130 |
|
131 |
/* TODO: Implement USP. */
|
132 |
sp = env->aregs[7];
|
133 |
|
134 |
vector = env->exception_index << 2;
|
135 |
|
136 |
fmt |= 0x40000000;
|
137 |
fmt |= (sp & 3) << 28; |
138 |
fmt |= vector << 16;
|
139 |
fmt |= env->sr; |
140 |
|
141 |
/* ??? This could cause MMU faults. */
|
142 |
sp &= ~3;
|
143 |
sp -= 4;
|
144 |
stl_kernel(sp, retaddr); |
145 |
sp -= 4;
|
146 |
stl_kernel(sp, fmt); |
147 |
env->aregs[7] = sp;
|
148 |
env->sr |= SR_S; |
149 |
if (is_hw) {
|
150 |
env->sr = (env->sr & ~SR_I) | (env->pending_level << SR_I_SHIFT); |
151 |
} |
152 |
/* Jump to vector. */
|
153 |
env->pc = ldl_kernel(env->vbr + vector); |
154 |
} |
155 |
|
156 |
#endif
|