root / hw / mips_r4k.c @ a8170e5e
History | View | Annotate | Download (9 kB)
1 | e16fe40c | ths | /*
|
---|---|---|---|
2 | e16fe40c | ths | * QEMU/MIPS pseudo-board
|
3 | e16fe40c | ths | *
|
4 | e16fe40c | ths | * emulates a simple machine with ISA-like bus.
|
5 | e16fe40c | ths | * ISA IO space mapped to the 0x14000000 (PHYS) and
|
6 | e16fe40c | ths | * ISA memory at the 0x10000000 (PHYS, 16Mb in size).
|
7 | e16fe40c | ths | * All peripherial devices are attached to this "bus" with
|
8 | e16fe40c | ths | * the standard PC ISA addresses.
|
9 | e16fe40c | ths | */
|
10 | 87ecb68b | pbrook | #include "hw.h" |
11 | 87ecb68b | pbrook | #include "mips.h" |
12 | b970ea8f | Blue Swirl | #include "mips_cpudevs.h" |
13 | 87ecb68b | pbrook | #include "pc.h" |
14 | 488cb996 | Gerd Hoffmann | #include "serial.h" |
15 | 87ecb68b | pbrook | #include "isa.h" |
16 | 87ecb68b | pbrook | #include "net.h" |
17 | 87ecb68b | pbrook | #include "sysemu.h" |
18 | 87ecb68b | pbrook | #include "boards.h" |
19 | b305b5ba | ths | #include "flash.h" |
20 | 3b3fb322 | blueswir1 | #include "qemu-log.h" |
21 | bba831e8 | Paul Brook | #include "mips-bios.h" |
22 | ec82026c | Gerd Hoffmann | #include "ide.h" |
23 | ca20cf32 | Blue Swirl | #include "loader.h" |
24 | ca20cf32 | Blue Swirl | #include "elf.h" |
25 | 1d914fa0 | Isaku Yamahata | #include "mc146818rtc.h" |
26 | b1277b03 | Jan Kiszka | #include "i8254.h" |
27 | 2446333c | Blue Swirl | #include "blockdev.h" |
28 | cfe5f011 | Avi Kivity | #include "exec-memory.h" |
29 | 44cbbf18 | ths | |
30 | e4bcb14c | ths | #define MAX_IDE_BUS 2 |
31 | e4bcb14c | ths | |
32 | 58126404 | pbrook | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
33 | 58126404 | pbrook | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
34 | 58126404 | pbrook | static const int ide_irq[2] = { 14, 15 }; |
35 | 58126404 | pbrook | |
36 | 64d7e9a4 | Blue Swirl | static ISADevice *pit; /* PIT i8254 */ |
37 | 697584ab | bellard | |
38 | 1b66074b | ths | /* i8254 PIT is attached to the IRQ0 at PIC i8259 */
|
39 | 6af0bf9c | bellard | |
40 | 7df526e3 | ths | static struct _loaderparams { |
41 | 7df526e3 | ths | int ram_size;
|
42 | 7df526e3 | ths | const char *kernel_filename; |
43 | 7df526e3 | ths | const char *kernel_cmdline; |
44 | 7df526e3 | ths | const char *initrd_filename; |
45 | 7df526e3 | ths | } loaderparams; |
46 | 7df526e3 | ths | |
47 | a8170e5e | Avi Kivity | static void mips_qemu_write (void *opaque, hwaddr addr, |
48 | 0ae16450 | Avi Kivity | uint64_t val, unsigned size)
|
49 | 6ae81775 | ths | { |
50 | 6ae81775 | ths | if ((addr & 0xffff) == 0 && val == 42) |
51 | 6ae81775 | ths | qemu_system_reset_request (); |
52 | 6ae81775 | ths | else if ((addr & 0xffff) == 4 && val == 42) |
53 | 6ae81775 | ths | qemu_system_shutdown_request (); |
54 | 6ae81775 | ths | } |
55 | 6ae81775 | ths | |
56 | a8170e5e | Avi Kivity | static uint64_t mips_qemu_read (void *opaque, hwaddr addr, |
57 | 0ae16450 | Avi Kivity | unsigned size)
|
58 | 6ae81775 | ths | { |
59 | 6ae81775 | ths | return 0; |
60 | 6ae81775 | ths | } |
61 | 6ae81775 | ths | |
62 | 0ae16450 | Avi Kivity | static const MemoryRegionOps mips_qemu_ops = { |
63 | 0ae16450 | Avi Kivity | .read = mips_qemu_read, |
64 | 0ae16450 | Avi Kivity | .write = mips_qemu_write, |
65 | 0ae16450 | Avi Kivity | .endianness = DEVICE_NATIVE_ENDIAN, |
66 | 6ae81775 | ths | }; |
67 | 6ae81775 | ths | |
68 | e16ad5b0 | Aurelien Jarno | typedef struct ResetData { |
69 | fa156e51 | Andreas Färber | MIPSCPU *cpu; |
70 | e16ad5b0 | Aurelien Jarno | uint64_t vector; |
71 | e16ad5b0 | Aurelien Jarno | } ResetData; |
72 | e16ad5b0 | Aurelien Jarno | |
73 | e16ad5b0 | Aurelien Jarno | static int64_t load_kernel(void) |
74 | 6ae81775 | ths | { |
75 | 409dbce5 | Aurelien Jarno | int64_t entry, kernel_high; |
76 | e90e795e | Aurelien Jarno | long kernel_size, initrd_size, params_size;
|
77 | c227f099 | Anthony Liguori | ram_addr_t initrd_offset; |
78 | e90e795e | Aurelien Jarno | uint32_t *params_buf; |
79 | ca20cf32 | Blue Swirl | int big_endian;
|
80 | 6ae81775 | ths | |
81 | ca20cf32 | Blue Swirl | #ifdef TARGET_WORDS_BIGENDIAN
|
82 | ca20cf32 | Blue Swirl | big_endian = 1;
|
83 | ca20cf32 | Blue Swirl | #else
|
84 | ca20cf32 | Blue Swirl | big_endian = 0;
|
85 | ca20cf32 | Blue Swirl | #endif
|
86 | 409dbce5 | Aurelien Jarno | kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys, |
87 | 409dbce5 | Aurelien Jarno | NULL, (uint64_t *)&entry, NULL, |
88 | 409dbce5 | Aurelien Jarno | (uint64_t *)&kernel_high, big_endian, |
89 | 409dbce5 | Aurelien Jarno | ELF_MACHINE, 1);
|
90 | c570fd16 | ths | if (kernel_size >= 0) { |
91 | c570fd16 | ths | if ((entry & ~0x7fffffffULL) == 0x80000000) |
92 | 5dc4b744 | ths | entry = (int32_t)entry; |
93 | c570fd16 | ths | } else {
|
94 | 9042c0e2 | ths | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
95 | 7df526e3 | ths | loaderparams.kernel_filename); |
96 | 9042c0e2 | ths | exit(1);
|
97 | 6ae81775 | ths | } |
98 | 6ae81775 | ths | |
99 | 6ae81775 | ths | /* load initrd */
|
100 | 6ae81775 | ths | initrd_size = 0;
|
101 | 74287114 | ths | initrd_offset = 0;
|
102 | 7df526e3 | ths | if (loaderparams.initrd_filename) {
|
103 | 7df526e3 | ths | initrd_size = get_image_size (loaderparams.initrd_filename); |
104 | 74287114 | ths | if (initrd_size > 0) { |
105 | 74287114 | ths | initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK; |
106 | 74287114 | ths | if (initrd_offset + initrd_size > ram_size) {
|
107 | 74287114 | ths | fprintf(stderr, |
108 | 74287114 | ths | "qemu: memory too small for initial ram disk '%s'\n",
|
109 | 7df526e3 | ths | loaderparams.initrd_filename); |
110 | 74287114 | ths | exit(1);
|
111 | 74287114 | ths | } |
112 | dcac9679 | pbrook | initrd_size = load_image_targphys(loaderparams.initrd_filename, |
113 | dcac9679 | pbrook | initrd_offset, |
114 | dcac9679 | pbrook | ram_size - initrd_offset); |
115 | 74287114 | ths | } |
116 | 6ae81775 | ths | if (initrd_size == (target_ulong) -1) { |
117 | 6ae81775 | ths | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
118 | 7df526e3 | ths | loaderparams.initrd_filename); |
119 | 6ae81775 | ths | exit(1);
|
120 | 6ae81775 | ths | } |
121 | 6ae81775 | ths | } |
122 | 6ae81775 | ths | |
123 | 6ae81775 | ths | /* Store command line. */
|
124 | e90e795e | Aurelien Jarno | params_size = 264;
|
125 | 7267c094 | Anthony Liguori | params_buf = g_malloc(params_size); |
126 | e90e795e | Aurelien Jarno | |
127 | e90e795e | Aurelien Jarno | params_buf[0] = tswap32(ram_size);
|
128 | e90e795e | Aurelien Jarno | params_buf[1] = tswap32(0x12345678); |
129 | e90e795e | Aurelien Jarno | |
130 | 6ae81775 | ths | if (initrd_size > 0) { |
131 | 409dbce5 | Aurelien Jarno | snprintf((char *)params_buf + 8, 256, "rd_start=0x%" PRIx64 " rd_size=%li %s", |
132 | 409dbce5 | Aurelien Jarno | cpu_mips_phys_to_kseg0(NULL, initrd_offset),
|
133 | e90e795e | Aurelien Jarno | initrd_size, loaderparams.kernel_cmdline); |
134 | d7585251 | pbrook | } else {
|
135 | e90e795e | Aurelien Jarno | snprintf((char *)params_buf + 8, 256, "%s", loaderparams.kernel_cmdline); |
136 | 6ae81775 | ths | } |
137 | 6ae81775 | ths | |
138 | e90e795e | Aurelien Jarno | rom_add_blob_fixed("params", params_buf, params_size,
|
139 | e90e795e | Aurelien Jarno | (16 << 20) - 264); |
140 | e90e795e | Aurelien Jarno | |
141 | e16ad5b0 | Aurelien Jarno | return entry;
|
142 | 6ae81775 | ths | } |
143 | 6ae81775 | ths | |
144 | 6ae81775 | ths | static void main_cpu_reset(void *opaque) |
145 | 6ae81775 | ths | { |
146 | e16ad5b0 | Aurelien Jarno | ResetData *s = (ResetData *)opaque; |
147 | fa156e51 | Andreas Färber | CPUMIPSState *env = &s->cpu->env; |
148 | 6ae81775 | ths | |
149 | fa156e51 | Andreas Färber | cpu_reset(CPU(s->cpu)); |
150 | e16ad5b0 | Aurelien Jarno | env->active_tc.PC = s->vector; |
151 | 6ae81775 | ths | } |
152 | 66a93e0f | bellard | |
153 | b305b5ba | ths | static const int sector_len = 32 * 1024; |
154 | 70705261 | ths | static
|
155 | 5f072e1f | Eduardo Habkost | void mips_r4k_init(QEMUMachineInitArgs *args)
|
156 | 6af0bf9c | bellard | { |
157 | 5f072e1f | Eduardo Habkost | ram_addr_t ram_size = args->ram_size; |
158 | 5f072e1f | Eduardo Habkost | const char *cpu_model = args->cpu_model; |
159 | 5f072e1f | Eduardo Habkost | const char *kernel_filename = args->kernel_filename; |
160 | 5f072e1f | Eduardo Habkost | const char *kernel_cmdline = args->kernel_cmdline; |
161 | 5f072e1f | Eduardo Habkost | const char *initrd_filename = args->initrd_filename; |
162 | 5cea8590 | Paul Brook | char *filename;
|
163 | 0ae16450 | Avi Kivity | MemoryRegion *address_space_mem = get_system_memory(); |
164 | 0ae16450 | Avi Kivity | MemoryRegion *ram = g_new(MemoryRegion, 1);
|
165 | cfe5f011 | Avi Kivity | MemoryRegion *bios; |
166 | 0ae16450 | Avi Kivity | MemoryRegion *iomem = g_new(MemoryRegion, 1);
|
167 | f7bcd4e3 | ths | int bios_size;
|
168 | 9ac67e21 | Andreas Färber | MIPSCPU *cpu; |
169 | 61c56c8c | Andreas Färber | CPUMIPSState *env; |
170 | e16ad5b0 | Aurelien Jarno | ResetData *reset_info; |
171 | 58126404 | pbrook | int i;
|
172 | d537cf6c | pbrook | qemu_irq *i8259; |
173 | 48a18b3c | Hervé Poussineau | ISABus *isa_bus; |
174 | f455e98c | Gerd Hoffmann | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
175 | 751c6a17 | Gerd Hoffmann | DriveInfo *dinfo; |
176 | 3d08ff69 | Blue Swirl | int be;
|
177 | c68ea704 | bellard | |
178 | 33d68b5f | ths | /* init CPUs */
|
179 | 33d68b5f | ths | if (cpu_model == NULL) { |
180 | 60aa19ab | ths | #ifdef TARGET_MIPS64
|
181 | 33d68b5f | ths | cpu_model = "R4000";
|
182 | 33d68b5f | ths | #else
|
183 | 1c32f43e | ths | cpu_model = "24Kf";
|
184 | 33d68b5f | ths | #endif
|
185 | 33d68b5f | ths | } |
186 | 9ac67e21 | Andreas Färber | cpu = cpu_mips_init(cpu_model); |
187 | 9ac67e21 | Andreas Färber | if (cpu == NULL) { |
188 | aaed909a | bellard | fprintf(stderr, "Unable to find CPU definition\n");
|
189 | aaed909a | bellard | exit(1);
|
190 | aaed909a | bellard | } |
191 | 9ac67e21 | Andreas Färber | env = &cpu->env; |
192 | 9ac67e21 | Andreas Färber | |
193 | 7267c094 | Anthony Liguori | reset_info = g_malloc0(sizeof(ResetData));
|
194 | fa156e51 | Andreas Färber | reset_info->cpu = cpu; |
195 | e16ad5b0 | Aurelien Jarno | reset_info->vector = env->active_tc.PC; |
196 | e16ad5b0 | Aurelien Jarno | qemu_register_reset(main_cpu_reset, reset_info); |
197 | c68ea704 | bellard | |
198 | 6af0bf9c | bellard | /* allocate RAM */
|
199 | 0ccff151 | aurel32 | if (ram_size > (256 << 20)) { |
200 | 0ccff151 | aurel32 | fprintf(stderr, |
201 | 0ccff151 | aurel32 | "qemu: Too much memory for this machine: %d MB, maximum 256 MB\n",
|
202 | 0ccff151 | aurel32 | ((unsigned int)ram_size / (1 << 20))); |
203 | 0ccff151 | aurel32 | exit(1);
|
204 | 0ccff151 | aurel32 | } |
205 | c5705a77 | Avi Kivity | memory_region_init_ram(ram, "mips_r4k.ram", ram_size);
|
206 | c5705a77 | Avi Kivity | vmstate_register_ram_global(ram); |
207 | dcac9679 | pbrook | |
208 | 0ae16450 | Avi Kivity | memory_region_add_subregion(address_space_mem, 0, ram);
|
209 | 66a93e0f | bellard | |
210 | 0ae16450 | Avi Kivity | memory_region_init_io(iomem, &mips_qemu_ops, NULL, "mips-qemu", 0x10000); |
211 | 0ae16450 | Avi Kivity | memory_region_add_subregion(address_space_mem, 0x1fbf0000, iomem);
|
212 | 6ae81775 | ths | |
213 | 66a93e0f | bellard | /* Try to load a BIOS image. If this fails, we continue regardless,
|
214 | 66a93e0f | bellard | but initialize the hardware ourselves. When a kernel gets
|
215 | 66a93e0f | bellard | preloaded we also initialize the hardware, since the BIOS wasn't
|
216 | 66a93e0f | bellard | run. */
|
217 | 1192dad8 | j_mayer | if (bios_name == NULL) |
218 | 1192dad8 | j_mayer | bios_name = BIOS_FILENAME; |
219 | 5cea8590 | Paul Brook | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
220 | 5cea8590 | Paul Brook | if (filename) {
|
221 | 5cea8590 | Paul Brook | bios_size = get_image_size(filename); |
222 | 5cea8590 | Paul Brook | } else {
|
223 | 5cea8590 | Paul Brook | bios_size = -1;
|
224 | 5cea8590 | Paul Brook | } |
225 | 3d08ff69 | Blue Swirl | #ifdef TARGET_WORDS_BIGENDIAN
|
226 | 3d08ff69 | Blue Swirl | be = 1;
|
227 | 3d08ff69 | Blue Swirl | #else
|
228 | 3d08ff69 | Blue Swirl | be = 0;
|
229 | 3d08ff69 | Blue Swirl | #endif
|
230 | 2909b29a | ths | if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) { |
231 | cfe5f011 | Avi Kivity | bios = g_new(MemoryRegion, 1);
|
232 | c5705a77 | Avi Kivity | memory_region_init_ram(bios, "mips_r4k.bios", BIOS_SIZE);
|
233 | c5705a77 | Avi Kivity | vmstate_register_ram_global(bios); |
234 | cfe5f011 | Avi Kivity | memory_region_set_readonly(bios, true);
|
235 | cfe5f011 | Avi Kivity | memory_region_add_subregion(get_system_memory(), 0x1fc00000, bios);
|
236 | 01e0451a | Anthony Liguori | |
237 | 5cea8590 | Paul Brook | load_image_targphys(filename, 0x1fc00000, BIOS_SIZE);
|
238 | 751c6a17 | Gerd Hoffmann | } else if ((dinfo = drive_get(IF_PFLASH, 0, 0)) != NULL) { |
239 | b305b5ba | ths | uint32_t mips_rom = 0x00400000;
|
240 | cfe5f011 | Avi Kivity | if (!pflash_cfi01_register(0x1fc00000, NULL, "mips_r4k.bios", mips_rom, |
241 | 3d08ff69 | Blue Swirl | dinfo->bdrv, sector_len, |
242 | 3d08ff69 | Blue Swirl | mips_rom / sector_len, |
243 | 01e0451a | Anthony Liguori | 4, 0, 0, 0, 0, be)) { |
244 | b305b5ba | ths | fprintf(stderr, "qemu: Error registering flash memory.\n");
|
245 | b305b5ba | ths | } |
246 | b305b5ba | ths | } |
247 | b305b5ba | ths | else {
|
248 | 66a93e0f | bellard | /* not fatal */
|
249 | 66a93e0f | bellard | fprintf(stderr, "qemu: Warning, could not load MIPS bios '%s'\n",
|
250 | 5cea8590 | Paul Brook | bios_name); |
251 | 5cea8590 | Paul Brook | } |
252 | 5cea8590 | Paul Brook | if (filename) {
|
253 | 7267c094 | Anthony Liguori | g_free(filename); |
254 | 6af0bf9c | bellard | } |
255 | 66a93e0f | bellard | |
256 | 66a93e0f | bellard | if (kernel_filename) {
|
257 | 7df526e3 | ths | loaderparams.ram_size = ram_size; |
258 | 7df526e3 | ths | loaderparams.kernel_filename = kernel_filename; |
259 | 7df526e3 | ths | loaderparams.kernel_cmdline = kernel_cmdline; |
260 | 7df526e3 | ths | loaderparams.initrd_filename = initrd_filename; |
261 | e16ad5b0 | Aurelien Jarno | reset_info->vector = load_kernel(); |
262 | 6af0bf9c | bellard | } |
263 | 6af0bf9c | bellard | |
264 | e16fe40c | ths | /* Init CPU internal devices */
|
265 | d537cf6c | pbrook | cpu_mips_irq_init_cpu(env); |
266 | c68ea704 | bellard | cpu_mips_clock_init(env); |
267 | 6af0bf9c | bellard | |
268 | d537cf6c | pbrook | /* The PIC is attached to the MIPS CPU INT0 pin */
|
269 | 48a18b3c | Hervé Poussineau | isa_bus = isa_bus_new(NULL, get_system_io());
|
270 | 48a18b3c | Hervé Poussineau | i8259 = i8259_init(isa_bus, env->irq[2]);
|
271 | 48a18b3c | Hervé Poussineau | isa_bus_irqs(isa_bus, i8259); |
272 | d537cf6c | pbrook | |
273 | 48a18b3c | Hervé Poussineau | rtc_init(isa_bus, 2000, NULL); |
274 | afdfa781 | ths | |
275 | 0699b548 | bellard | /* Register 64 KB of ISA IO space at 0x14000000 */
|
276 | 968d683c | Alexander Graf | isa_mmio_init(0x14000000, 0x00010000); |
277 | 0699b548 | bellard | isa_mem_base = 0x10000000;
|
278 | 0699b548 | bellard | |
279 | 319ba9f5 | Jan Kiszka | pit = pit_init(isa_bus, 0x40, 0, NULL); |
280 | afdfa781 | ths | |
281 | eddbd288 | ths | for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
282 | eddbd288 | ths | if (serial_hds[i]) {
|
283 | 48a18b3c | Hervé Poussineau | serial_isa_init(isa_bus, i, serial_hds[i]); |
284 | eddbd288 | ths | } |
285 | eddbd288 | ths | } |
286 | eddbd288 | ths | |
287 | f642dfce | Aurelien Jarno | isa_vga_init(isa_bus); |
288 | 9827e95c | bellard | |
289 | a005d073 | Stefan Hajnoczi | if (nd_table[0].used) |
290 | 48a18b3c | Hervé Poussineau | isa_ne2000_init(isa_bus, 0x300, 9, &nd_table[0]); |
291 | 58126404 | pbrook | |
292 | 75717903 | Isaku Yamahata | ide_drive_get(hd, MAX_IDE_BUS); |
293 | e4bcb14c | ths | for(i = 0; i < MAX_IDE_BUS; i++) |
294 | 48a18b3c | Hervé Poussineau | isa_ide_init(isa_bus, ide_iobase[i], ide_iobase2[i], ide_irq[i], |
295 | e4bcb14c | ths | hd[MAX_IDE_DEVS * i], |
296 | e4bcb14c | ths | hd[MAX_IDE_DEVS * i + 1]);
|
297 | 70705261 | ths | |
298 | 48a18b3c | Hervé Poussineau | isa_create_simple(isa_bus, "i8042");
|
299 | 6af0bf9c | bellard | } |
300 | 6af0bf9c | bellard | |
301 | f80f9ec9 | Anthony Liguori | static QEMUMachine mips_machine = {
|
302 | eec2743e | ths | .name = "mips",
|
303 | eec2743e | ths | .desc = "mips r4k platform",
|
304 | eec2743e | ths | .init = mips_r4k_init, |
305 | 6af0bf9c | bellard | }; |
306 | f80f9ec9 | Anthony Liguori | |
307 | f80f9ec9 | Anthony Liguori | static void mips_machine_init(void) |
308 | f80f9ec9 | Anthony Liguori | { |
309 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&mips_machine); |
310 | f80f9ec9 | Anthony Liguori | } |
311 | f80f9ec9 | Anthony Liguori | |
312 | f80f9ec9 | Anthony Liguori | machine_init(mips_machine_init); |