Revision a8170e5e hw/apic.c
b/hw/apic.c | ||
---|---|---|
630 | 630 |
apic_timer_update(s, s->next_time); |
631 | 631 |
} |
632 | 632 |
|
633 |
static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr)
|
|
633 |
static uint32_t apic_mem_readb(void *opaque, hwaddr addr)
|
|
634 | 634 |
{ |
635 | 635 |
return 0; |
636 | 636 |
} |
637 | 637 |
|
638 |
static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr)
|
|
638 |
static uint32_t apic_mem_readw(void *opaque, hwaddr addr)
|
|
639 | 639 |
{ |
640 | 640 |
return 0; |
641 | 641 |
} |
642 | 642 |
|
643 |
static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
643 |
static void apic_mem_writeb(void *opaque, hwaddr addr, uint32_t val)
|
|
644 | 644 |
{ |
645 | 645 |
} |
646 | 646 |
|
647 |
static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
647 |
static void apic_mem_writew(void *opaque, hwaddr addr, uint32_t val)
|
|
648 | 648 |
{ |
649 | 649 |
} |
650 | 650 |
|
651 |
static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)
|
|
651 |
static uint32_t apic_mem_readl(void *opaque, hwaddr addr)
|
|
652 | 652 |
{ |
653 | 653 |
DeviceState *d; |
654 | 654 |
APICCommonState *s; |
... | ... | |
732 | 732 |
return val; |
733 | 733 |
} |
734 | 734 |
|
735 |
static void apic_send_msi(target_phys_addr_t addr, uint32_t data)
|
|
735 |
static void apic_send_msi(hwaddr addr, uint32_t data)
|
|
736 | 736 |
{ |
737 | 737 |
uint8_t dest = (addr & MSI_ADDR_DEST_ID_MASK) >> MSI_ADDR_DEST_ID_SHIFT; |
738 | 738 |
uint8_t vector = (data & MSI_DATA_VECTOR_MASK) >> MSI_DATA_VECTOR_SHIFT; |
... | ... | |
743 | 743 |
apic_deliver_irq(dest, dest_mode, delivery, vector, trigger_mode); |
744 | 744 |
} |
745 | 745 |
|
746 |
static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
746 |
static void apic_mem_writel(void *opaque, hwaddr addr, uint32_t val)
|
|
747 | 747 |
{ |
748 | 748 |
DeviceState *d; |
749 | 749 |
APICCommonState *s; |
Also available in: Unified diff