Statistics
| Branch: | Revision:

root / hw / usb / hcd-ehci-pci.c @ a8aec295

History | View | Annotate | Download (6.8 kB)

1
/*
2
 * QEMU USB EHCI Emulation
3
 *
4
 * This library is free software; you can redistribute it and/or
5
 * modify it under the terms of the GNU Lesser General Public
6
 * License as published by the Free Software Foundation; either
7
 * version 2 of the License, or(at your option) any later version.
8
 *
9
 * This library is distributed in the hope that it will be useful,
10
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
12
 * Lesser General Public License for more details.
13
 *
14
 * You should have received a copy of the GNU General Public License
15
 * along with this program; if not, see <http://www.gnu.org/licenses/>.
16
 */
17

    
18
#include "hw/usb/hcd-ehci.h"
19
#include "qemu/range.h"
20

    
21
typedef struct EHCIPCIInfo {
22
    const char *name;
23
    uint16_t vendor_id;
24
    uint16_t device_id;
25
    uint8_t  revision;
26
} EHCIPCIInfo;
27

    
28
static int usb_ehci_pci_initfn(PCIDevice *dev)
29
{
30
    EHCIPCIState *i = PCI_EHCI(dev);
31
    EHCIState *s = &i->ehci;
32
    uint8_t *pci_conf = dev->config;
33

    
34
    pci_set_byte(&pci_conf[PCI_CLASS_PROG], 0x20);
35

    
36
    /* capabilities pointer */
37
    pci_set_byte(&pci_conf[PCI_CAPABILITY_LIST], 0x00);
38
    /* pci_set_byte(&pci_conf[PCI_CAPABILITY_LIST], 0x50); */
39

    
40
    pci_set_byte(&pci_conf[PCI_INTERRUPT_PIN], 4); /* interrupt pin D */
41
    pci_set_byte(&pci_conf[PCI_MIN_GNT], 0);
42
    pci_set_byte(&pci_conf[PCI_MAX_LAT], 0);
43

    
44
    /* pci_conf[0x50] = 0x01; *//* power management caps */
45

    
46
    pci_set_byte(&pci_conf[USB_SBRN], USB_RELEASE_2); /* release # (2.1.4) */
47
    pci_set_byte(&pci_conf[0x61], 0x20);  /* frame length adjustment (2.1.5) */
48
    pci_set_word(&pci_conf[0x62], 0x00);  /* port wake up capability (2.1.6) */
49

    
50
    pci_conf[0x64] = 0x00;
51
    pci_conf[0x65] = 0x00;
52
    pci_conf[0x66] = 0x00;
53
    pci_conf[0x67] = 0x00;
54
    pci_conf[0x68] = 0x01;
55
    pci_conf[0x69] = 0x00;
56
    pci_conf[0x6a] = 0x00;
57
    pci_conf[0x6b] = 0x00;  /* USBLEGSUP */
58
    pci_conf[0x6c] = 0x00;
59
    pci_conf[0x6d] = 0x00;
60
    pci_conf[0x6e] = 0x00;
61
    pci_conf[0x6f] = 0xc0;  /* USBLEFCTLSTS */
62

    
63
    s->irq = dev->irq[3];
64
    s->as = pci_get_address_space(dev);
65

    
66
    usb_ehci_realize(s, DEVICE(dev), NULL);
67
    pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->mem);
68

    
69
    return 0;
70
}
71

    
72
static void usb_ehci_pci_init(Object *obj)
73
{
74
    EHCIPCIState *i = PCI_EHCI(obj);
75
    EHCIState *s = &i->ehci;
76

    
77
    s->caps[0x09] = 0x68;        /* EECP */
78

    
79
    s->capsbase = 0x00;
80
    s->opregbase = 0x20;
81
    s->portscbase = 0x44;
82
    s->portnr = NB_PORTS;
83

    
84
    usb_ehci_init(s, DEVICE(obj));
85
}
86

    
87
static void usb_ehci_pci_write_config(PCIDevice *dev, uint32_t addr,
88
                                      uint32_t val, int l)
89
{
90
    EHCIPCIState *i = PCI_EHCI(dev);
91
    bool busmaster;
92

    
93
    pci_default_write_config(dev, addr, val, l);
94

    
95
    if (!range_covers_byte(addr, l, PCI_COMMAND)) {
96
        return;
97
    }
98
    busmaster = pci_get_word(dev->config + PCI_COMMAND) & PCI_COMMAND_MASTER;
99
    i->ehci.as = busmaster ? pci_get_address_space(dev) : &address_space_memory;
100
}
101

    
102
static Property ehci_pci_properties[] = {
103
    DEFINE_PROP_UINT32("maxframes", EHCIPCIState, ehci.maxframes, 128),
104
    DEFINE_PROP_END_OF_LIST(),
105
};
106

    
107
static const VMStateDescription vmstate_ehci_pci = {
108
    .name        = "ehci",
109
    .version_id  = 2,
110
    .minimum_version_id  = 1,
111
    .fields      = (VMStateField[]) {
112
        VMSTATE_PCI_DEVICE(pcidev, EHCIPCIState),
113
        VMSTATE_STRUCT(ehci, EHCIPCIState, 2, vmstate_ehci, EHCIState),
114
        VMSTATE_END_OF_LIST()
115
    }
116
};
117

    
118
static void ehci_class_init(ObjectClass *klass, void *data)
119
{
120
    DeviceClass *dc = DEVICE_CLASS(klass);
121
    PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
122

    
123
    k->init = usb_ehci_pci_initfn;
124
    k->class_id = PCI_CLASS_SERIAL_USB;
125
    k->config_write = usb_ehci_pci_write_config;
126
    k->no_hotplug = 1;
127
    dc->vmsd = &vmstate_ehci_pci;
128
    dc->props = ehci_pci_properties;
129
}
130

    
131
static const TypeInfo ehci_pci_type_info = {
132
    .name = TYPE_PCI_EHCI,
133
    .parent = TYPE_PCI_DEVICE,
134
    .instance_size = sizeof(EHCIPCIState),
135
    .instance_init = usb_ehci_pci_init,
136
    .abstract = true,
137
    .class_init = ehci_class_init,
138
};
139

    
140
static void ehci_data_class_init(ObjectClass *klass, void *data)
141
{
142
    PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
143
    EHCIPCIInfo *i = data;
144

    
145
    k->vendor_id = i->vendor_id;
146
    k->device_id = i->device_id;
147
    k->revision = i->revision;
148
}
149

    
150
static struct EHCIPCIInfo ehci_pci_info[] = {
151
    {
152
        .name      = "usb-ehci",
153
        .vendor_id = PCI_VENDOR_ID_INTEL,
154
        .device_id = PCI_DEVICE_ID_INTEL_82801D, /* ich4 */
155
        .revision  = 0x10,
156
    },{
157
        .name      = "ich9-usb-ehci1", /* 00:1d.7 */
158
        .vendor_id = PCI_VENDOR_ID_INTEL,
159
        .device_id = PCI_DEVICE_ID_INTEL_82801I_EHCI1,
160
        .revision  = 0x03,
161
    },{
162
        .name      = "ich9-usb-ehci2", /* 00:1a.7 */
163
        .vendor_id = PCI_VENDOR_ID_INTEL,
164
        .device_id = PCI_DEVICE_ID_INTEL_82801I_EHCI2,
165
        .revision  = 0x03,
166
    }
167
};
168

    
169
static void ehci_pci_register_types(void)
170
{
171
    TypeInfo ehci_type_info = {
172
        .parent        = TYPE_PCI_EHCI,
173
        .class_init    = ehci_data_class_init,
174
    };
175
    int i;
176

    
177
    type_register_static(&ehci_pci_type_info);
178

    
179
    for (i = 0; i < ARRAY_SIZE(ehci_pci_info); i++) {
180
        ehci_type_info.name = ehci_pci_info[i].name;
181
        ehci_type_info.class_data = ehci_pci_info + i;
182
        type_register(&ehci_type_info);
183
    }
184
}
185

    
186
type_init(ehci_pci_register_types)
187

    
188
struct ehci_companions {
189
    const char *name;
190
    int func;
191
    int port;
192
};
193

    
194
static const struct ehci_companions ich9_1d[] = {
195
    { .name = "ich9-usb-uhci1", .func = 0, .port = 0 },
196
    { .name = "ich9-usb-uhci2", .func = 1, .port = 2 },
197
    { .name = "ich9-usb-uhci3", .func = 2, .port = 4 },
198
};
199

    
200
static const struct ehci_companions ich9_1a[] = {
201
    { .name = "ich9-usb-uhci4", .func = 0, .port = 0 },
202
    { .name = "ich9-usb-uhci5", .func = 1, .port = 2 },
203
    { .name = "ich9-usb-uhci6", .func = 2, .port = 4 },
204
};
205

    
206
int ehci_create_ich9_with_companions(PCIBus *bus, int slot)
207
{
208
    const struct ehci_companions *comp;
209
    PCIDevice *ehci, *uhci;
210
    BusState *usbbus;
211
    const char *name;
212
    int i;
213

    
214
    switch (slot) {
215
    case 0x1d:
216
        name = "ich9-usb-ehci1";
217
        comp = ich9_1d;
218
        break;
219
    case 0x1a:
220
        name = "ich9-usb-ehci2";
221
        comp = ich9_1a;
222
        break;
223
    default:
224
        return -1;
225
    }
226

    
227
    ehci = pci_create_multifunction(bus, PCI_DEVFN(slot, 7), true, name);
228
    qdev_init_nofail(&ehci->qdev);
229
    usbbus = QLIST_FIRST(&ehci->qdev.child_bus);
230

    
231
    for (i = 0; i < 3; i++) {
232
        uhci = pci_create_multifunction(bus, PCI_DEVFN(slot, comp[i].func),
233
                                        true, comp[i].name);
234
        qdev_prop_set_string(&uhci->qdev, "masterbus", usbbus->name);
235
        qdev_prop_set_uint32(&uhci->qdev, "firstport", comp[i].port);
236
        qdev_init_nofail(&uhci->qdev);
237
    }
238
    return 0;
239
}