Archipelago » qemu

/*

 * i386 virtual CPU header

 *

 *  Copyright (c) 2003 Fabrice Bellard

 *

 * This library is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public

 * License as published by the Free Software Foundation; either

 * version 2 of the License, or (at your option) any later version.

 *

 * This library is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

 * Lesser General Public License for more details.

 *

 * You should have received a copy of the GNU Lesser General Public

 * License along with this library; if not, see <http://www.gnu.org/licenses/>.

 */

#ifndef CPU_I386_H

#define CPU_I386_H

#include "config.h"

#include "qemu-common.h"

#ifdef TARGET_X86_64

#define TARGET_LONG_BITS 64

#else

#define TARGET_LONG_BITS 32

#endif

/* target supports implicit self modifying code */

#define TARGET_HAS_SMC

/* support for self modifying code even if the modified instruction is

   close to the modifying instruction */

#define TARGET_HAS_PRECISE_SMC

#define TARGET_HAS_ICE 1

#ifdef TARGET_X86_64

#define ELF_MACHINE        EM_X86_64

#else

#define ELF_MACHINE        EM_386

#endif

#define CPUState struct CPUX86State

#include "cpu-defs.h"

#include "softfloat.h"

#define R_EAX 0

#define R_ECX 1

#define R_EDX 2

#define R_EBX 3

#define R_ESP 4

#define R_EBP 5

#define R_ESI 6

#define R_EDI 7

#define R_AL 0

#define R_CL 1

#define R_DL 2

#define R_BL 3

#define R_AH 4

#define R_CH 5

#define R_DH 6

#define R_BH 7

#define R_ES 0

#define R_CS 1

#define R_SS 2

#define R_DS 3

#define R_FS 4

#define R_GS 5

/* segment descriptor fields */

#define DESC_G_MASK     (1 << 23)

#define DESC_B_SHIFT    22

#define DESC_B_MASK     (1 << DESC_B_SHIFT)

#define DESC_L_SHIFT    21 /* x86_64 only : 64 bit code segment */

#define DESC_L_MASK     (1 << DESC_L_SHIFT)

#define DESC_AVL_MASK   (1 << 20)

#define DESC_P_MASK     (1 << 15)

#define DESC_DPL_SHIFT  13

#define DESC_DPL_MASK   (3 << DESC_DPL_SHIFT)

#define DESC_S_MASK     (1 << 12)

#define DESC_TYPE_SHIFT 8

#define DESC_TYPE_MASK  (15 << DESC_TYPE_SHIFT)

#define DESC_A_MASK     (1 << 8)

#define DESC_CS_MASK    (1 << 11) /* 1=code segment 0=data segment */

#define DESC_C_MASK     (1 << 10) /* code: conforming */

#define DESC_R_MASK     (1 << 9)  /* code: readable */

#define DESC_E_MASK     (1 << 10) /* data: expansion direction */

#define DESC_W_MASK     (1 << 9)  /* data: writable */

#define DESC_TSS_BUSY_MASK (1 << 9)

/* eflags masks */

#define CC_C           0x0001

#define CC_P         0x0004

#define CC_A        0x0010

#define CC_Z        0x0040

#define CC_S    0x0080

#define CC_O    0x0800

#define TF_SHIFT   8

#define IOPL_SHIFT 12

#define VM_SHIFT   17

#define TF_MASK                 0x00000100

#define IF_MASK                 0x00000200

#define DF_MASK                 0x00000400

#define IOPL_MASK                0x00003000

#define NT_MASK                         0x00004000

#define RF_MASK                        0x00010000

#define VM_MASK                        0x00020000

#define AC_MASK                        0x00040000

#define VIF_MASK                0x00080000

#define VIP_MASK                0x00100000

#define ID_MASK                 0x00200000

/* hidden flags - used internally by qemu to represent additional cpu

   states. Only the CPL, INHIBIT_IRQ, SMM and SVMI are not

   redundant. We avoid using the IOPL_MASK, TF_MASK and VM_MASK bit

   position to ease oring with eflags. */

/* current cpl */

#define HF_CPL_SHIFT         0

/* true if soft mmu is being used */

#define HF_SOFTMMU_SHIFT     2

/* true if hardware interrupts must be disabled for next instruction */

#define HF_INHIBIT_IRQ_SHIFT 3

/* 16 or 32 segments */

#define HF_CS32_SHIFT        4

#define HF_SS32_SHIFT        5

/* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */

#define HF_ADDSEG_SHIFT      6

/* copy of CR0.PE (protected mode) */

#define HF_PE_SHIFT          7

#define HF_TF_SHIFT          8 /* must be same as eflags */

#define HF_MP_SHIFT          9 /* the order must be MP, EM, TS */

#define HF_EM_SHIFT         10

#define HF_TS_SHIFT         11

#define HF_IOPL_SHIFT       12 /* must be same as eflags */

#define HF_LMA_SHIFT        14 /* only used on x86_64: long mode active */

#define HF_CS64_SHIFT       15 /* only used on x86_64: 64 bit code segment  */

#define HF_RF_SHIFT         16 /* must be same as eflags */

#define HF_VM_SHIFT         17 /* must be same as eflags */

#define HF_SMM_SHIFT        19 /* CPU in SMM mode */

#define HF_SVME_SHIFT       20 /* SVME enabled (copy of EFER.SVME) */

#define HF_SVMI_SHIFT       21 /* SVM intercepts are active */

#define HF_OSFXSR_SHIFT     22 /* CR4.OSFXSR */

#define HF_CPL_MASK          (3 << HF_CPL_SHIFT)

#define HF_SOFTMMU_MASK      (1 << HF_SOFTMMU_SHIFT)

#define HF_INHIBIT_IRQ_MASK  (1 << HF_INHIBIT_IRQ_SHIFT)

#define HF_CS32_MASK         (1 << HF_CS32_SHIFT)

#define HF_SS32_MASK         (1 << HF_SS32_SHIFT)

#define HF_ADDSEG_MASK       (1 << HF_ADDSEG_SHIFT)

#define HF_PE_MASK           (1 << HF_PE_SHIFT)

#define HF_TF_MASK           (1 << HF_TF_SHIFT)

#define HF_MP_MASK           (1 << HF_MP_SHIFT)

#define HF_EM_MASK           (1 << HF_EM_SHIFT)

#define HF_TS_MASK           (1 << HF_TS_SHIFT)

#define HF_IOPL_MASK         (3 << HF_IOPL_SHIFT)

#define HF_LMA_MASK          (1 << HF_LMA_SHIFT)

#define HF_CS64_MASK         (1 << HF_CS64_SHIFT)

#define HF_RF_MASK           (1 << HF_RF_SHIFT)

#define HF_VM_MASK           (1 << HF_VM_SHIFT)

#define HF_SMM_MASK          (1 << HF_SMM_SHIFT)

#define HF_SVME_MASK         (1 << HF_SVME_SHIFT)

#define HF_SVMI_MASK         (1 << HF_SVMI_SHIFT)

#define HF_OSFXSR_MASK       (1 << HF_OSFXSR_SHIFT)

/* hflags2 */

#define HF2_GIF_SHIFT        0 /* if set CPU takes interrupts */

#define HF2_HIF_SHIFT        1 /* value of IF_MASK when entering SVM */

#define HF2_NMI_SHIFT        2 /* CPU serving NMI */

#define HF2_VINTR_SHIFT      3 /* value of V_INTR_MASKING bit */

#define HF2_GIF_MASK          (1 << HF2_GIF_SHIFT)

#define HF2_HIF_MASK          (1 << HF2_HIF_SHIFT) 

#define HF2_NMI_MASK          (1 << HF2_NMI_SHIFT)

#define HF2_VINTR_MASK        (1 << HF2_VINTR_SHIFT)

#define CR0_PE_SHIFT 0

#define CR0_MP_SHIFT 1

#define CR0_PE_MASK  (1 << 0)

#define CR0_MP_MASK  (1 << 1)

#define CR0_EM_MASK  (1 << 2)

#define CR0_TS_MASK  (1 << 3)

#define CR0_ET_MASK  (1 << 4)

#define CR0_NE_MASK  (1 << 5)

#define CR0_WP_MASK  (1 << 16)

#define CR0_AM_MASK  (1 << 18)

#define CR0_PG_MASK  (1 << 31)

#define CR4_VME_MASK  (1 << 0)

#define CR4_PVI_MASK  (1 << 1)

#define CR4_TSD_MASK  (1 << 2)

#define CR4_DE_MASK   (1 << 3)

#define CR4_PSE_MASK  (1 << 4)

#define CR4_PAE_MASK  (1 << 5)

#define CR4_MCE_MASK  (1 << 6)

#define CR4_PGE_MASK  (1 << 7)

#define CR4_PCE_MASK  (1 << 8)

#define CR4_OSFXSR_SHIFT 9

#define CR4_OSFXSR_MASK (1 << CR4_OSFXSR_SHIFT)

#define CR4_OSXMMEXCPT_MASK  (1 << 10)

#define DR6_BD          (1 << 13)

#define DR6_BS          (1 << 14)

#define DR6_BT          (1 << 15)

#define DR6_FIXED_1     0xffff0ff0

#define DR7_GD          (1 << 13)

#define DR7_TYPE_SHIFT  16

#define DR7_LEN_SHIFT   18

#define DR7_FIXED_1     0x00000400

#define PG_PRESENT_BIT        0

#define PG_RW_BIT        1

#define PG_USER_BIT        2

#define PG_PWT_BIT        3

#define PG_PCD_BIT        4

#define PG_ACCESSED_BIT        5

#define PG_DIRTY_BIT        6

#define PG_PSE_BIT        7

#define PG_GLOBAL_BIT        8

#define PG_NX_BIT        63

#define PG_PRESENT_MASK  (1 << PG_PRESENT_BIT)

#define PG_RW_MASK         (1 << PG_RW_BIT)

#define PG_USER_MASK         (1 << PG_USER_BIT)

#define PG_PWT_MASK         (1 << PG_PWT_BIT)

#define PG_PCD_MASK         (1 << PG_PCD_BIT)

#define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)

#define PG_DIRTY_MASK         (1 << PG_DIRTY_BIT)

#define PG_PSE_MASK         (1 << PG_PSE_BIT)

#define PG_GLOBAL_MASK         (1 << PG_GLOBAL_BIT)

#define PG_NX_MASK         (1LL << PG_NX_BIT)

#define PG_ERROR_W_BIT     1

#define PG_ERROR_P_MASK    0x01

#define PG_ERROR_W_MASK    (1 << PG_ERROR_W_BIT)

#define PG_ERROR_U_MASK    0x04

#define PG_ERROR_RSVD_MASK 0x08

#define PG_ERROR_I_D_MASK  0x10

#define MCG_CTL_P        (1ULL<<8)   /* MCG_CAP register available */

#define MCG_SER_P        (1ULL<<24) /* MCA recovery/new status bits */

#define MCE_CAP_DEF        (MCG_CTL_P|MCG_SER_P)

#define MCE_BANKS_DEF        10

#define MCG_STATUS_RIPV        (1ULL<<0)   /* restart ip valid */

#define MCG_STATUS_EIPV        (1ULL<<1)   /* ip points to correct instruction */

#define MCG_STATUS_MCIP        (1ULL<<2)   /* machine check in progress */

#define MCI_STATUS_VAL        (1ULL<<63)  /* valid error */

#define MCI_STATUS_OVER        (1ULL<<62)  /* previous errors lost */

#define MCI_STATUS_UC        (1ULL<<61)  /* uncorrected error */

#define MCI_STATUS_EN        (1ULL<<60)  /* error enabled */

#define MCI_STATUS_MISCV (1ULL<<59) /* misc error reg. valid */

#define MCI_STATUS_ADDRV (1ULL<<58) /* addr reg. valid */

#define MCI_STATUS_PCC        (1ULL<<57)  /* processor context corrupt */

#define MCI_STATUS_S        (1ULL<<56)  /* Signaled machine check */

#define MCI_STATUS_AR        (1ULL<<55)  /* Action required */

/* MISC register defines */

#define MCM_ADDR_SEGOFF        0        /* segment offset */

#define MCM_ADDR_LINEAR        1        /* linear address */

#define MCM_ADDR_PHYS        2        /* physical address */

#define MCM_ADDR_MEM        3        /* memory address */

#define MCM_ADDR_GENERIC 7        /* generic */

#define MSR_IA32_TSC                    0x10

#define MSR_IA32_APICBASE               0x1b

#define MSR_IA32_APICBASE_BSP           (1<<8)

#define MSR_IA32_APICBASE_ENABLE        (1<<11)

#define MSR_IA32_APICBASE_BASE          (0xfffff<<12)

#define MSR_IA32_TSCDEADLINE            0x6e0

#define MSR_MTRRcap                        0xfe

#define MSR_MTRRcap_VCNT                8

#define MSR_MTRRcap_FIXRANGE_SUPPORT        (1 << 8)

#define MSR_MTRRcap_WC_SUPPORTED        (1 << 10)

#define MSR_IA32_SYSENTER_CS            0x174

#define MSR_IA32_SYSENTER_ESP           0x175

#define MSR_IA32_SYSENTER_EIP           0x176

#define MSR_MCG_CAP                     0x179

#define MSR_MCG_STATUS                  0x17a

#define MSR_MCG_CTL                     0x17b

#define MSR_IA32_PERF_STATUS            0x198

#define MSR_MTRRphysBase(reg)                (0x200 + 2 * (reg))

#define MSR_MTRRphysMask(reg)                (0x200 + 2 * (reg) + 1)

#define MSR_MTRRfix64K_00000                0x250

#define MSR_MTRRfix16K_80000                0x258

#define MSR_MTRRfix16K_A0000                0x259

#define MSR_MTRRfix4K_C0000                0x268

#define MSR_MTRRfix4K_C8000                0x269

#define MSR_MTRRfix4K_D0000                0x26a

#define MSR_MTRRfix4K_D8000                0x26b

#define MSR_MTRRfix4K_E0000                0x26c

#define MSR_MTRRfix4K_E8000                0x26d

#define MSR_MTRRfix4K_F0000                0x26e

#define MSR_MTRRfix4K_F8000                0x26f

#define MSR_PAT                         0x277

#define MSR_MTRRdefType                        0x2ff

#define MSR_MC0_CTL                        0x400

#define MSR_MC0_STATUS                        0x401

#define MSR_MC0_ADDR                        0x402

#define MSR_MC0_MISC                        0x403

#define MSR_EFER                        0xc0000080

#define MSR_EFER_SCE   (1 << 0)

#define MSR_EFER_LME   (1 << 8)

#define MSR_EFER_LMA   (1 << 10)

#define MSR_EFER_NXE   (1 << 11)

#define MSR_EFER_SVME  (1 << 12)

#define MSR_EFER_FFXSR (1 << 14)

#define MSR_STAR                        0xc0000081

#define MSR_LSTAR                       0xc0000082

#define MSR_CSTAR                       0xc0000083

#define MSR_FMASK                       0xc0000084

#define MSR_FSBASE                      0xc0000100

#define MSR_GSBASE                      0xc0000101

#define MSR_KERNELGSBASE                0xc0000102

#define MSR_TSC_AUX                     0xc0000103

#define MSR_VM_HSAVE_PA                 0xc0010117

/* cpuid_features bits */

#define CPUID_FP87 (1 << 0)

#define CPUID_VME  (1 << 1)

#define CPUID_DE   (1 << 2)

#define CPUID_PSE  (1 << 3)

#define CPUID_TSC  (1 << 4)

#define CPUID_MSR  (1 << 5)

#define CPUID_PAE  (1 << 6)

#define CPUID_MCE  (1 << 7)

#define CPUID_CX8  (1 << 8)

#define CPUID_APIC (1 << 9)

#define CPUID_SEP  (1 << 11) /* sysenter/sysexit */

#define CPUID_MTRR (1 << 12)

#define CPUID_PGE  (1 << 13)

#define CPUID_MCA  (1 << 14)

#define CPUID_CMOV (1 << 15)

#define CPUID_PAT  (1 << 16)

#define CPUID_PSE36   (1 << 17)

#define CPUID_PN   (1 << 18)

#define CPUID_CLFLUSH (1 << 19)

#define CPUID_DTS (1 << 21)

#define CPUID_ACPI (1 << 22)

#define CPUID_MMX  (1 << 23)

#define CPUID_FXSR (1 << 24)

#define CPUID_SSE  (1 << 25)

#define CPUID_SSE2 (1 << 26)

#define CPUID_SS (1 << 27)

#define CPUID_HT (1 << 28)

#define CPUID_TM (1 << 29)

#define CPUID_IA64 (1 << 30)

#define CPUID_PBE (1 << 31)

#define CPUID_EXT_SSE3     (1 << 0)

#define CPUID_EXT_DTES64   (1 << 2)

#define CPUID_EXT_MONITOR  (1 << 3)

#define CPUID_EXT_DSCPL    (1 << 4)

#define CPUID_EXT_VMX      (1 << 5)

#define CPUID_EXT_SMX      (1 << 6)

#define CPUID_EXT_EST      (1 << 7)

#define CPUID_EXT_TM2      (1 << 8)

#define CPUID_EXT_SSSE3    (1 << 9)

#define CPUID_EXT_CID      (1 << 10)

#define CPUID_EXT_CX16     (1 << 13)

#define CPUID_EXT_XTPR     (1 << 14)

#define CPUID_EXT_PDCM     (1 << 15)

#define CPUID_EXT_DCA      (1 << 18)

#define CPUID_EXT_SSE41    (1 << 19)

#define CPUID_EXT_SSE42    (1 << 20)

#define CPUID_EXT_X2APIC   (1 << 21)

#define CPUID_EXT_MOVBE    (1 << 22)

#define CPUID_EXT_POPCNT   (1 << 23)

#define CPUID_EXT_XSAVE    (1 << 26)

#define CPUID_EXT_OSXSAVE  (1 << 27)

#define CPUID_EXT_HYPERVISOR  (1 << 31)

#define CPUID_EXT2_SYSCALL (1 << 11)

#define CPUID_EXT2_MP      (1 << 19)

#define CPUID_EXT2_NX      (1 << 20)

#define CPUID_EXT2_MMXEXT  (1 << 22)

#define CPUID_EXT2_FFXSR   (1 << 25)

#define CPUID_EXT2_PDPE1GB (1 << 26)

#define CPUID_EXT2_RDTSCP  (1 << 27)

#define CPUID_EXT2_LM      (1 << 29)

#define CPUID_EXT2_3DNOWEXT (1 << 30)

#define CPUID_EXT2_3DNOW   (1 << 31)

#define CPUID_EXT3_LAHF_LM (1 << 0)

#define CPUID_EXT3_CMP_LEG (1 << 1)

#define CPUID_EXT3_SVM     (1 << 2)

#define CPUID_EXT3_EXTAPIC (1 << 3)

#define CPUID_EXT3_CR8LEG  (1 << 4)

#define CPUID_EXT3_ABM     (1 << 5)

#define CPUID_EXT3_SSE4A   (1 << 6)

#define CPUID_EXT3_MISALIGNSSE (1 << 7)

#define CPUID_EXT3_3DNOWPREFETCH (1 << 8)

#define CPUID_EXT3_OSVW    (1 << 9)

#define CPUID_EXT3_IBS     (1 << 10)

#define CPUID_EXT3_SKINIT  (1 << 12)

#define CPUID_SVM_NPT          (1 << 0)

#define CPUID_SVM_LBRV         (1 << 1)

#define CPUID_SVM_SVMLOCK      (1 << 2)

#define CPUID_SVM_NRIPSAVE     (1 << 3)

#define CPUID_SVM_TSCSCALE     (1 << 4)

#define CPUID_SVM_VMCBCLEAN    (1 << 5)

#define CPUID_SVM_FLUSHASID    (1 << 6)

#define CPUID_SVM_DECODEASSIST (1 << 7)

#define CPUID_SVM_PAUSEFILTER  (1 << 10)

#define CPUID_SVM_PFTHRESHOLD  (1 << 12)

#define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */

#define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */

#define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */

#define CPUID_VENDOR_AMD_1   0x68747541 /* "Auth" */

#define CPUID_VENDOR_AMD_2   0x69746e65 /* "enti" */

#define CPUID_VENDOR_AMD_3   0x444d4163 /* "cAMD" */

#define CPUID_VENDOR_VIA_1   0x746e6543 /* "Cent" */

#define CPUID_VENDOR_VIA_2   0x48727561 /* "aurH" */

#define CPUID_VENDOR_VIA_3   0x736c7561 /* "auls" */

#define CPUID_MWAIT_IBE     (1 << 1) /* Interrupts can exit capability */

#define CPUID_MWAIT_EMX     (1 << 0) /* enumeration supported */

#define EXCP00_DIVZ        0

#define EXCP01_DB        1

#define EXCP02_NMI        2

#define EXCP03_INT3        3

#define EXCP04_INTO        4

#define EXCP05_BOUND        5

#define EXCP06_ILLOP        6

#define EXCP07_PREX        7

#define EXCP08_DBLE        8

#define EXCP09_XERR        9

#define EXCP0A_TSS        10

#define EXCP0B_NOSEG        11

#define EXCP0C_STACK        12

#define EXCP0D_GPF        13

#define EXCP0E_PAGE        14

#define EXCP10_COPR        16

#define EXCP11_ALGN        17

#define EXCP12_MCHK        18

#define EXCP_SYSCALL    0x100 /* only happens in user only emulation

                                 for syscall instruction */

/* i386-specific interrupt pending bits.  */

#define CPU_INTERRUPT_SMI       CPU_INTERRUPT_TGT_EXT_2

#define CPU_INTERRUPT_NMI       CPU_INTERRUPT_TGT_EXT_3

#define CPU_INTERRUPT_MCE       CPU_INTERRUPT_TGT_EXT_4

#define CPU_INTERRUPT_VIRQ      CPU_INTERRUPT_TGT_INT_0

#define CPU_INTERRUPT_INIT      CPU_INTERRUPT_TGT_INT_1

#define CPU_INTERRUPT_SIPI      CPU_INTERRUPT_TGT_INT_2

enum {

    CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */

    CC_OP_EFLAGS,  /* all cc are explicitly computed, CC_SRC = flags */

    CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */

    CC_OP_MULW,

    CC_OP_MULL,

    CC_OP_MULQ,

    CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */

    CC_OP_ADDW,

    CC_OP_ADDL,

    CC_OP_ADDQ,

    CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */

    CC_OP_ADCW,

    CC_OP_ADCL,

    CC_OP_ADCQ,

    CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */

    CC_OP_SUBW,

    CC_OP_SUBL,

    CC_OP_SUBQ,

    CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */

    CC_OP_SBBW,

    CC_OP_SBBL,

    CC_OP_SBBQ,

    CC_OP_LOGICB, /* modify all flags, CC_DST = res */

    CC_OP_LOGICW,

    CC_OP_LOGICL,

    CC_OP_LOGICQ,

    CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */

    CC_OP_INCW,

    CC_OP_INCL,

    CC_OP_INCQ,

    CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C  */

    CC_OP_DECW,

    CC_OP_DECL,

    CC_OP_DECQ,

    CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */

    CC_OP_SHLW,

    CC_OP_SHLL,

    CC_OP_SHLQ,

    CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */

    CC_OP_SARW,

    CC_OP_SARL,

    CC_OP_SARQ,

    CC_OP_NB,

};

typedef struct SegmentCache {

    uint32_t selector;

    target_ulong base;

    uint32_t limit;

    uint32_t flags;

} SegmentCache;

typedef union {

    uint8_t _b[16];

    uint16_t _w[8];

    uint32_t _l[4];

    uint64_t _q[2];

    float32 _s[4];

    float64 _d[2];

} XMMReg;

typedef union {

    uint8_t _b[8];

    uint16_t _w[4];

    uint32_t _l[2];

    float32 _s[2];

    uint64_t q;

} MMXReg;

#ifdef HOST_WORDS_BIGENDIAN

#define XMM_B(n) _b[15 - (n)]

#define XMM_W(n) _w[7 - (n)]

#define XMM_L(n) _l[3 - (n)]

#define XMM_S(n) _s[3 - (n)]

#define XMM_Q(n) _q[1 - (n)]

#define XMM_D(n) _d[1 - (n)]

#define MMX_B(n) _b[7 - (n)]

#define MMX_W(n) _w[3 - (n)]

#define MMX_L(n) _l[1 - (n)]

#define MMX_S(n) _s[1 - (n)]

#else

#define XMM_B(n) _b[n]

#define XMM_W(n) _w[n]

#define XMM_L(n) _l[n]

#define XMM_S(n) _s[n]

#define XMM_Q(n) _q[n]

#define XMM_D(n) _d[n]

#define MMX_B(n) _b[n]

#define MMX_W(n) _w[n]

#define MMX_L(n) _l[n]

#define MMX_S(n) _s[n]

#endif

#define MMX_Q(n) q

typedef union {

    floatx80 d __attribute__((aligned(16)));

    MMXReg mmx;

} FPReg;

typedef struct {

    uint64_t base;

    uint64_t mask;

} MTRRVar;

#define CPU_NB_REGS64 16

#define CPU_NB_REGS32 8

#ifdef TARGET_X86_64

#define CPU_NB_REGS CPU_NB_REGS64

#else

#define CPU_NB_REGS CPU_NB_REGS32

#endif

#define NB_MMU_MODES 2

typedef struct CPUX86State {

    /* standard registers */

    target_ulong regs[CPU_NB_REGS];

    target_ulong eip;

    target_ulong eflags; /* eflags register. During CPU emulation, CC

                        flags and DF are set to zero because they are

                        stored elsewhere */

    /* emulator internal eflags handling */

    target_ulong cc_src;

    target_ulong cc_dst;

    uint32_t cc_op;

    int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */

    uint32_t hflags; /* TB flags, see HF_xxx constants. These flags

                        are known at translation time. */

    uint32_t hflags2; /* various other flags, see HF2_xxx constants. */

    /* segments */

    SegmentCache segs[6]; /* selector values */

    SegmentCache ldt;

    SegmentCache tr;

    SegmentCache gdt; /* only base and limit are used */

    SegmentCache idt; /* only base and limit are used */

    target_ulong cr[5]; /* NOTE: cr1 is unused */

    int32_t a20_mask;

    /* FPU state */

    unsigned int fpstt; /* top of stack index */

    uint16_t fpus;

    uint16_t fpuc;

    uint8_t fptags[8];   /* 0 = valid, 1 = empty */

    FPReg fpregs[8];

    /* KVM-only so far */

    uint16_t fpop;

    uint64_t fpip;

    uint64_t fpdp;

    /* emulator internal variables */

    float_status fp_status;

    floatx80 ft0;

    float_status mmx_status; /* for 3DNow! float ops */

    float_status sse_status;

    uint32_t mxcsr;

    XMMReg xmm_regs[CPU_NB_REGS];

    XMMReg xmm_t0;

    MMXReg mmx_t0;

    target_ulong cc_tmp; /* temporary for rcr/rcl */

    /* sysenter registers */

    uint32_t sysenter_cs;

    target_ulong sysenter_esp;

    target_ulong sysenter_eip;

    uint64_t efer;

    uint64_t star;

    uint64_t vm_hsave;

    uint64_t vm_vmcb;

    uint64_t tsc_offset;

    uint64_t intercept;

    uint16_t intercept_cr_read;

    uint16_t intercept_cr_write;

    uint16_t intercept_dr_read;

    uint16_t intercept_dr_write;

    uint32_t intercept_exceptions;

    uint8_t v_tpr;

#ifdef TARGET_X86_64

    target_ulong lstar;

    target_ulong cstar;

    target_ulong fmask;

    target_ulong kernelgsbase;

#endif

    uint64_t system_time_msr;

    uint64_t wall_clock_msr;

    uint64_t async_pf_en_msr;

    uint64_t tsc;

    uint64_t tsc_deadline;

    uint64_t mcg_status;

    /* exception/interrupt handling */

    int error_code;

    int exception_is_int;

    target_ulong exception_next_eip;

    target_ulong dr[8]; /* debug registers */

    union {

        CPUBreakpoint *cpu_breakpoint[4];

        CPUWatchpoint *cpu_watchpoint[4];

    }; /* break/watchpoints for dr[0..3] */

    uint32_t smbase;

    int old_exception;  /* exception in flight */

    /* KVM states, automatically cleared on reset */

    uint8_t nmi_injected;

    uint8_t nmi_pending;

    CPU_COMMON

    uint64_t pat;

    /* processor features (e.g. for CPUID insn) */

    uint32_t cpuid_level;

    uint32_t cpuid_vendor1;

    uint32_t cpuid_vendor2;

    uint32_t cpuid_vendor3;

    uint32_t cpuid_version;

    uint32_t cpuid_features;

    uint32_t cpuid_ext_features;

    uint32_t cpuid_xlevel;

    uint32_t cpuid_model[12];

    uint32_t cpuid_ext2_features;

    uint32_t cpuid_ext3_features;

    uint32_t cpuid_apic_id;

    int cpuid_vendor_override;

    /* Store the results of Centaur's CPUID instructions */

    uint32_t cpuid_xlevel2;

    uint32_t cpuid_ext4_features;

    /* MTRRs */

    uint64_t mtrr_fixed[11];

    uint64_t mtrr_deftype;

    MTRRVar mtrr_var[8];

    /* For KVM */

    uint32_t mp_state;

    int32_t exception_injected;

    int32_t interrupt_injected;

    uint8_t soft_interrupt;

    uint8_t has_error_code;

    uint32_t sipi_vector;

    uint32_t cpuid_kvm_features;

    uint32_t cpuid_svm_features;

    bool tsc_valid;

    int tsc_khz;

    /* in order to simplify APIC support, we leave this pointer to the

       user */

    struct DeviceState *apic_state;

    uint64_t mcg_cap;

    uint64_t mcg_ctl;

    uint64_t mce_banks[MCE_BANKS_DEF*4];

    uint64_t tsc_aux;

    /* vmstate */

    uint16_t fpus_vmstate;

    uint16_t fptag_vmstate;

    uint16_t fpregs_format_vmstate;

    uint64_t xstate_bv;

    XMMReg ymmh_regs[CPU_NB_REGS];

    uint64_t xcr0;

} CPUX86State;

CPUX86State *cpu_x86_init(const char *cpu_model);

int cpu_x86_exec(CPUX86State *s);

void cpu_x86_close(CPUX86State *s);

void x86_cpu_list (FILE *f, fprintf_function cpu_fprintf, const char *optarg);

void x86_cpudef_setup(void);

int cpu_x86_support_mca_broadcast(CPUState *env);

int cpu_get_pic_interrupt(CPUX86State *s);

/* MSDOS compatibility mode FPU exception support */

void cpu_set_ferr(CPUX86State *s);

/* this function must always be used to load data in the segment

   cache: it synchronizes the hflags with the segment cache values */

static inline void cpu_x86_load_seg_cache(CPUX86State *env,

                                          int seg_reg, unsigned int selector,

                                          target_ulong base,

                                          unsigned int limit,

                                          unsigned int flags)

{

    SegmentCache *sc;

    unsigned int new_hflags;

    sc = &env->segs[seg_reg];

    sc->selector = selector;

    sc->base = base;

    sc->limit = limit;

    sc->flags = flags;

    /* update the hidden flags */

    {

        if (seg_reg == R_CS) {

#ifdef TARGET_X86_64

            if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {

                /* long mode */

                env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;

                env->hflags &= ~(HF_ADDSEG_MASK);

            } else

#endif

            {

                /* legacy / compatibility case */

                new_hflags = (env->segs[R_CS].flags & DESC_B_MASK)

                    >> (DESC_B_SHIFT - HF_CS32_SHIFT);

                env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) |

                    new_hflags;

            }

        }

        new_hflags = (env->segs[R_SS].flags & DESC_B_MASK)

            >> (DESC_B_SHIFT - HF_SS32_SHIFT);

        if (env->hflags & HF_CS64_MASK) {

            /* zero base assumed for DS, ES and SS in long mode */

        } else if (!(env->cr[0] & CR0_PE_MASK) ||

                   (env->eflags & VM_MASK) ||

                   !(env->hflags & HF_CS32_MASK)) {

            /* XXX: try to avoid this test. The problem comes from the

               fact that is real mode or vm86 mode we only modify the

               'base' and 'selector' fields of the segment cache to go

               faster. A solution may be to force addseg to one in

               translate-i386.c. */

            new_hflags |= HF_ADDSEG_MASK;

        } else {

            new_hflags |= ((env->segs[R_DS].base |

                            env->segs[R_ES].base |

                            env->segs[R_SS].base) != 0) <<

                HF_ADDSEG_SHIFT;

        }

        env->hflags = (env->hflags &

                       ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags;

    }

}

static inline void cpu_x86_load_seg_cache_sipi(CPUX86State *env,

                                               int sipi_vector)

{

    env->eip = 0;

    cpu_x86_load_seg_cache(env, R_CS, sipi_vector << 8,