root / hw / apic.c @ ab7d9131
History | View | Annotate | Download (28.1 kB)
1 | 574bbf7b | bellard | /*
|
---|---|---|---|
2 | 574bbf7b | bellard | * APIC support
|
3 | 5fafdf24 | ths | *
|
4 | 574bbf7b | bellard | * Copyright (c) 2004-2005 Fabrice Bellard
|
5 | 574bbf7b | bellard | *
|
6 | 574bbf7b | bellard | * This library is free software; you can redistribute it and/or
|
7 | 574bbf7b | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 574bbf7b | bellard | * License as published by the Free Software Foundation; either
|
9 | 574bbf7b | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 574bbf7b | bellard | *
|
11 | 574bbf7b | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 574bbf7b | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 574bbf7b | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 574bbf7b | bellard | * Lesser General Public License for more details.
|
15 | 574bbf7b | bellard | *
|
16 | 574bbf7b | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 574bbf7b | bellard | * License along with this library; if not, write to the Free Software
|
18 | 574bbf7b | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 574bbf7b | bellard | */
|
20 | 87ecb68b | pbrook | #include "hw.h" |
21 | 87ecb68b | pbrook | #include "pc.h" |
22 | 87ecb68b | pbrook | #include "qemu-timer.h" |
23 | 574bbf7b | bellard | |
24 | 574bbf7b | bellard | //#define DEBUG_APIC
|
25 | d592d303 | bellard | //#define DEBUG_IOAPIC
|
26 | 574bbf7b | bellard | |
27 | 574bbf7b | bellard | /* APIC Local Vector Table */
|
28 | 574bbf7b | bellard | #define APIC_LVT_TIMER 0 |
29 | 574bbf7b | bellard | #define APIC_LVT_THERMAL 1 |
30 | 574bbf7b | bellard | #define APIC_LVT_PERFORM 2 |
31 | 574bbf7b | bellard | #define APIC_LVT_LINT0 3 |
32 | 574bbf7b | bellard | #define APIC_LVT_LINT1 4 |
33 | 574bbf7b | bellard | #define APIC_LVT_ERROR 5 |
34 | 574bbf7b | bellard | #define APIC_LVT_NB 6 |
35 | 574bbf7b | bellard | |
36 | 574bbf7b | bellard | /* APIC delivery modes */
|
37 | 574bbf7b | bellard | #define APIC_DM_FIXED 0 |
38 | 574bbf7b | bellard | #define APIC_DM_LOWPRI 1 |
39 | 574bbf7b | bellard | #define APIC_DM_SMI 2 |
40 | 574bbf7b | bellard | #define APIC_DM_NMI 4 |
41 | 574bbf7b | bellard | #define APIC_DM_INIT 5 |
42 | 574bbf7b | bellard | #define APIC_DM_SIPI 6 |
43 | 574bbf7b | bellard | #define APIC_DM_EXTINT 7 |
44 | 574bbf7b | bellard | |
45 | d592d303 | bellard | /* APIC destination mode */
|
46 | d592d303 | bellard | #define APIC_DESTMODE_FLAT 0xf |
47 | d592d303 | bellard | #define APIC_DESTMODE_CLUSTER 1 |
48 | d592d303 | bellard | |
49 | 574bbf7b | bellard | #define APIC_TRIGGER_EDGE 0 |
50 | 574bbf7b | bellard | #define APIC_TRIGGER_LEVEL 1 |
51 | 574bbf7b | bellard | |
52 | 574bbf7b | bellard | #define APIC_LVT_TIMER_PERIODIC (1<<17) |
53 | 574bbf7b | bellard | #define APIC_LVT_MASKED (1<<16) |
54 | 574bbf7b | bellard | #define APIC_LVT_LEVEL_TRIGGER (1<<15) |
55 | 574bbf7b | bellard | #define APIC_LVT_REMOTE_IRR (1<<14) |
56 | 574bbf7b | bellard | #define APIC_INPUT_POLARITY (1<<13) |
57 | 574bbf7b | bellard | #define APIC_SEND_PENDING (1<<12) |
58 | 574bbf7b | bellard | |
59 | d592d303 | bellard | #define IOAPIC_NUM_PINS 0x18 |
60 | d592d303 | bellard | |
61 | 574bbf7b | bellard | #define ESR_ILLEGAL_ADDRESS (1 << 7) |
62 | 574bbf7b | bellard | |
63 | 574bbf7b | bellard | #define APIC_SV_ENABLE (1 << 8) |
64 | 574bbf7b | bellard | |
65 | d3e9db93 | bellard | #define MAX_APICS 255 |
66 | d3e9db93 | bellard | #define MAX_APIC_WORDS 8 |
67 | d3e9db93 | bellard | |
68 | 574bbf7b | bellard | typedef struct APICState { |
69 | 574bbf7b | bellard | CPUState *cpu_env; |
70 | 574bbf7b | bellard | uint32_t apicbase; |
71 | 574bbf7b | bellard | uint8_t id; |
72 | d592d303 | bellard | uint8_t arb_id; |
73 | 574bbf7b | bellard | uint8_t tpr; |
74 | 574bbf7b | bellard | uint32_t spurious_vec; |
75 | d592d303 | bellard | uint8_t log_dest; |
76 | d592d303 | bellard | uint8_t dest_mode; |
77 | 574bbf7b | bellard | uint32_t isr[8]; /* in service register */ |
78 | 574bbf7b | bellard | uint32_t tmr[8]; /* trigger mode register */ |
79 | 574bbf7b | bellard | uint32_t irr[8]; /* interrupt request register */ |
80 | 574bbf7b | bellard | uint32_t lvt[APIC_LVT_NB]; |
81 | 574bbf7b | bellard | uint32_t esr; /* error register */
|
82 | 574bbf7b | bellard | uint32_t icr[2];
|
83 | 574bbf7b | bellard | |
84 | 574bbf7b | bellard | uint32_t divide_conf; |
85 | 574bbf7b | bellard | int count_shift;
|
86 | 574bbf7b | bellard | uint32_t initial_count; |
87 | 574bbf7b | bellard | int64_t initial_count_load_time, next_time; |
88 | 574bbf7b | bellard | QEMUTimer *timer; |
89 | 574bbf7b | bellard | } APICState; |
90 | 574bbf7b | bellard | |
91 | d592d303 | bellard | struct IOAPICState {
|
92 | d592d303 | bellard | uint8_t id; |
93 | d592d303 | bellard | uint8_t ioregsel; |
94 | d592d303 | bellard | |
95 | d592d303 | bellard | uint32_t irr; |
96 | d592d303 | bellard | uint64_t ioredtbl[IOAPIC_NUM_PINS]; |
97 | d592d303 | bellard | }; |
98 | d592d303 | bellard | |
99 | 574bbf7b | bellard | static int apic_io_memory; |
100 | d3e9db93 | bellard | static APICState *local_apics[MAX_APICS + 1]; |
101 | d592d303 | bellard | static int last_apic_id = 0; |
102 | d592d303 | bellard | |
103 | d592d303 | bellard | static void apic_init_ipi(APICState *s); |
104 | d592d303 | bellard | static void apic_set_irq(APICState *s, int vector_num, int trigger_mode); |
105 | d592d303 | bellard | static void apic_update_irq(APICState *s); |
106 | d592d303 | bellard | |
107 | d3e9db93 | bellard | /* Find first bit starting from msb. Return 0 if value = 0 */
|
108 | d3e9db93 | bellard | static int fls_bit(uint32_t value) |
109 | d3e9db93 | bellard | { |
110 | d3e9db93 | bellard | unsigned int ret = 0; |
111 | d3e9db93 | bellard | |
112 | d3e9db93 | bellard | #if defined(HOST_I386)
|
113 | d3e9db93 | bellard | __asm__ __volatile__ ("bsr %1, %0\n" : "+r" (ret) : "rm" (value)); |
114 | d3e9db93 | bellard | return ret;
|
115 | d3e9db93 | bellard | #else
|
116 | d3e9db93 | bellard | if (value > 0xffff) |
117 | d3e9db93 | bellard | value >>= 16, ret = 16; |
118 | d3e9db93 | bellard | if (value > 0xff) |
119 | d3e9db93 | bellard | value >>= 8, ret += 8; |
120 | d3e9db93 | bellard | if (value > 0xf) |
121 | d3e9db93 | bellard | value >>= 4, ret += 4; |
122 | d3e9db93 | bellard | if (value > 0x3) |
123 | d3e9db93 | bellard | value >>= 2, ret += 2; |
124 | d3e9db93 | bellard | return ret + (value >> 1); |
125 | d3e9db93 | bellard | #endif
|
126 | d3e9db93 | bellard | } |
127 | d3e9db93 | bellard | |
128 | d3e9db93 | bellard | /* Find first bit starting from lsb. Return 0 if value = 0 */
|
129 | d3e9db93 | bellard | static int ffs_bit(uint32_t value) |
130 | d3e9db93 | bellard | { |
131 | d3e9db93 | bellard | unsigned int ret = 0; |
132 | d3e9db93 | bellard | |
133 | d3e9db93 | bellard | #if defined(HOST_I386)
|
134 | d3e9db93 | bellard | __asm__ __volatile__ ("bsf %1, %0\n" : "+r" (ret) : "rm" (value)); |
135 | d3e9db93 | bellard | return ret;
|
136 | d3e9db93 | bellard | #else
|
137 | d3e9db93 | bellard | if (!value)
|
138 | d3e9db93 | bellard | return 0; |
139 | d3e9db93 | bellard | if (!(value & 0xffff)) |
140 | d3e9db93 | bellard | value >>= 16, ret = 16; |
141 | d3e9db93 | bellard | if (!(value & 0xff)) |
142 | d3e9db93 | bellard | value >>= 8, ret += 8; |
143 | d3e9db93 | bellard | if (!(value & 0xf)) |
144 | d3e9db93 | bellard | value >>= 4, ret += 4; |
145 | d3e9db93 | bellard | if (!(value & 0x3)) |
146 | d3e9db93 | bellard | value >>= 2, ret += 2; |
147 | d3e9db93 | bellard | if (!(value & 0x1)) |
148 | d3e9db93 | bellard | ret++; |
149 | d3e9db93 | bellard | return ret;
|
150 | d3e9db93 | bellard | #endif
|
151 | d3e9db93 | bellard | } |
152 | d3e9db93 | bellard | |
153 | d3e9db93 | bellard | static inline void set_bit(uint32_t *tab, int index) |
154 | d3e9db93 | bellard | { |
155 | d3e9db93 | bellard | int i, mask;
|
156 | d3e9db93 | bellard | i = index >> 5;
|
157 | d3e9db93 | bellard | mask = 1 << (index & 0x1f); |
158 | d3e9db93 | bellard | tab[i] |= mask; |
159 | d3e9db93 | bellard | } |
160 | d3e9db93 | bellard | |
161 | d3e9db93 | bellard | static inline void reset_bit(uint32_t *tab, int index) |
162 | d3e9db93 | bellard | { |
163 | d3e9db93 | bellard | int i, mask;
|
164 | d3e9db93 | bellard | i = index >> 5;
|
165 | d3e9db93 | bellard | mask = 1 << (index & 0x1f); |
166 | d3e9db93 | bellard | tab[i] &= ~mask; |
167 | d3e9db93 | bellard | } |
168 | d3e9db93 | bellard | |
169 | a5b38b51 | aurel32 | void apic_local_deliver(CPUState *env, int vector) |
170 | a5b38b51 | aurel32 | { |
171 | a5b38b51 | aurel32 | APICState *s = env->apic_state; |
172 | a5b38b51 | aurel32 | uint32_t lvt = s->lvt[vector]; |
173 | a5b38b51 | aurel32 | int trigger_mode;
|
174 | a5b38b51 | aurel32 | |
175 | a5b38b51 | aurel32 | if (lvt & APIC_LVT_MASKED)
|
176 | a5b38b51 | aurel32 | return;
|
177 | a5b38b51 | aurel32 | |
178 | a5b38b51 | aurel32 | switch ((lvt >> 8) & 7) { |
179 | a5b38b51 | aurel32 | case APIC_DM_SMI:
|
180 | a5b38b51 | aurel32 | cpu_interrupt(env, CPU_INTERRUPT_SMI); |
181 | a5b38b51 | aurel32 | break;
|
182 | a5b38b51 | aurel32 | |
183 | a5b38b51 | aurel32 | case APIC_DM_NMI:
|
184 | a5b38b51 | aurel32 | cpu_interrupt(env, CPU_INTERRUPT_NMI); |
185 | a5b38b51 | aurel32 | break;
|
186 | a5b38b51 | aurel32 | |
187 | a5b38b51 | aurel32 | case APIC_DM_EXTINT:
|
188 | a5b38b51 | aurel32 | cpu_interrupt(env, CPU_INTERRUPT_HARD); |
189 | a5b38b51 | aurel32 | break;
|
190 | a5b38b51 | aurel32 | |
191 | a5b38b51 | aurel32 | case APIC_DM_FIXED:
|
192 | a5b38b51 | aurel32 | trigger_mode = APIC_TRIGGER_EDGE; |
193 | a5b38b51 | aurel32 | if ((vector == APIC_LVT_LINT0 || vector == APIC_LVT_LINT1) &&
|
194 | a5b38b51 | aurel32 | (lvt & APIC_LVT_LEVEL_TRIGGER)) |
195 | a5b38b51 | aurel32 | trigger_mode = APIC_TRIGGER_LEVEL; |
196 | a5b38b51 | aurel32 | apic_set_irq(s, lvt & 0xff, trigger_mode);
|
197 | a5b38b51 | aurel32 | } |
198 | a5b38b51 | aurel32 | } |
199 | a5b38b51 | aurel32 | |
200 | d3e9db93 | bellard | #define foreach_apic(apic, deliver_bitmask, code) \
|
201 | d3e9db93 | bellard | {\ |
202 | d3e9db93 | bellard | int __i, __j, __mask;\
|
203 | d3e9db93 | bellard | for(__i = 0; __i < MAX_APIC_WORDS; __i++) {\ |
204 | d3e9db93 | bellard | __mask = deliver_bitmask[__i];\ |
205 | d3e9db93 | bellard | if (__mask) {\
|
206 | d3e9db93 | bellard | for(__j = 0; __j < 32; __j++) {\ |
207 | d3e9db93 | bellard | if (__mask & (1 << __j)) {\ |
208 | d3e9db93 | bellard | apic = local_apics[__i * 32 + __j];\
|
209 | d3e9db93 | bellard | if (apic) {\
|
210 | d3e9db93 | bellard | code;\ |
211 | d3e9db93 | bellard | }\ |
212 | d3e9db93 | bellard | }\ |
213 | d3e9db93 | bellard | }\ |
214 | d3e9db93 | bellard | }\ |
215 | d3e9db93 | bellard | }\ |
216 | d3e9db93 | bellard | } |
217 | d3e9db93 | bellard | |
218 | 5fafdf24 | ths | static void apic_bus_deliver(const uint32_t *deliver_bitmask, |
219 | d3e9db93 | bellard | uint8_t delivery_mode, |
220 | d592d303 | bellard | uint8_t vector_num, uint8_t polarity, |
221 | d592d303 | bellard | uint8_t trigger_mode) |
222 | d592d303 | bellard | { |
223 | d592d303 | bellard | APICState *apic_iter; |
224 | d592d303 | bellard | |
225 | d592d303 | bellard | switch (delivery_mode) {
|
226 | d592d303 | bellard | case APIC_DM_LOWPRI:
|
227 | 8dd69b8f | bellard | /* XXX: search for focus processor, arbitration */
|
228 | d3e9db93 | bellard | { |
229 | d3e9db93 | bellard | int i, d;
|
230 | d3e9db93 | bellard | d = -1;
|
231 | d3e9db93 | bellard | for(i = 0; i < MAX_APIC_WORDS; i++) { |
232 | d3e9db93 | bellard | if (deliver_bitmask[i]) {
|
233 | d3e9db93 | bellard | d = i * 32 + ffs_bit(deliver_bitmask[i]);
|
234 | d3e9db93 | bellard | break;
|
235 | d3e9db93 | bellard | } |
236 | d3e9db93 | bellard | } |
237 | d3e9db93 | bellard | if (d >= 0) { |
238 | d3e9db93 | bellard | apic_iter = local_apics[d]; |
239 | d3e9db93 | bellard | if (apic_iter) {
|
240 | d3e9db93 | bellard | apic_set_irq(apic_iter, vector_num, trigger_mode); |
241 | d3e9db93 | bellard | } |
242 | d3e9db93 | bellard | } |
243 | 8dd69b8f | bellard | } |
244 | d3e9db93 | bellard | return;
|
245 | 8dd69b8f | bellard | |
246 | d592d303 | bellard | case APIC_DM_FIXED:
|
247 | d592d303 | bellard | break;
|
248 | d592d303 | bellard | |
249 | d592d303 | bellard | case APIC_DM_SMI:
|
250 | e2eb9d3e | aurel32 | foreach_apic(apic_iter, deliver_bitmask, |
251 | e2eb9d3e | aurel32 | cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_SMI) ); |
252 | e2eb9d3e | aurel32 | return;
|
253 | e2eb9d3e | aurel32 | |
254 | d592d303 | bellard | case APIC_DM_NMI:
|
255 | e2eb9d3e | aurel32 | foreach_apic(apic_iter, deliver_bitmask, |
256 | e2eb9d3e | aurel32 | cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_NMI) ); |
257 | e2eb9d3e | aurel32 | return;
|
258 | d592d303 | bellard | |
259 | d592d303 | bellard | case APIC_DM_INIT:
|
260 | d592d303 | bellard | /* normal INIT IPI sent to processors */
|
261 | 5fafdf24 | ths | foreach_apic(apic_iter, deliver_bitmask, |
262 | d3e9db93 | bellard | apic_init_ipi(apic_iter) ); |
263 | d592d303 | bellard | return;
|
264 | 3b46e624 | ths | |
265 | d592d303 | bellard | case APIC_DM_EXTINT:
|
266 | b1fc0348 | bellard | /* handled in I/O APIC code */
|
267 | d592d303 | bellard | break;
|
268 | d592d303 | bellard | |
269 | d592d303 | bellard | default:
|
270 | d592d303 | bellard | return;
|
271 | d592d303 | bellard | } |
272 | d592d303 | bellard | |
273 | 5fafdf24 | ths | foreach_apic(apic_iter, deliver_bitmask, |
274 | d3e9db93 | bellard | apic_set_irq(apic_iter, vector_num, trigger_mode) ); |
275 | d592d303 | bellard | } |
276 | 574bbf7b | bellard | |
277 | 574bbf7b | bellard | void cpu_set_apic_base(CPUState *env, uint64_t val)
|
278 | 574bbf7b | bellard | { |
279 | 574bbf7b | bellard | APICState *s = env->apic_state; |
280 | 574bbf7b | bellard | #ifdef DEBUG_APIC
|
281 | 26a76461 | bellard | printf("cpu_set_apic_base: %016" PRIx64 "\n", val); |
282 | 574bbf7b | bellard | #endif
|
283 | 5fafdf24 | ths | s->apicbase = (val & 0xfffff000) |
|
284 | 574bbf7b | bellard | (s->apicbase & (MSR_IA32_APICBASE_BSP | MSR_IA32_APICBASE_ENABLE)); |
285 | 574bbf7b | bellard | /* if disabled, cannot be enabled again */
|
286 | 574bbf7b | bellard | if (!(val & MSR_IA32_APICBASE_ENABLE)) {
|
287 | 574bbf7b | bellard | s->apicbase &= ~MSR_IA32_APICBASE_ENABLE; |
288 | 574bbf7b | bellard | env->cpuid_features &= ~CPUID_APIC; |
289 | 574bbf7b | bellard | s->spurious_vec &= ~APIC_SV_ENABLE; |
290 | 574bbf7b | bellard | } |
291 | 574bbf7b | bellard | } |
292 | 574bbf7b | bellard | |
293 | 574bbf7b | bellard | uint64_t cpu_get_apic_base(CPUState *env) |
294 | 574bbf7b | bellard | { |
295 | 574bbf7b | bellard | APICState *s = env->apic_state; |
296 | 574bbf7b | bellard | #ifdef DEBUG_APIC
|
297 | 26a76461 | bellard | printf("cpu_get_apic_base: %016" PRIx64 "\n", (uint64_t)s->apicbase); |
298 | 574bbf7b | bellard | #endif
|
299 | 574bbf7b | bellard | return s->apicbase;
|
300 | 574bbf7b | bellard | } |
301 | 574bbf7b | bellard | |
302 | 9230e66e | bellard | void cpu_set_apic_tpr(CPUX86State *env, uint8_t val)
|
303 | 9230e66e | bellard | { |
304 | 9230e66e | bellard | APICState *s = env->apic_state; |
305 | 9230e66e | bellard | s->tpr = (val & 0x0f) << 4; |
306 | d592d303 | bellard | apic_update_irq(s); |
307 | 9230e66e | bellard | } |
308 | 9230e66e | bellard | |
309 | 9230e66e | bellard | uint8_t cpu_get_apic_tpr(CPUX86State *env) |
310 | 9230e66e | bellard | { |
311 | 9230e66e | bellard | APICState *s = env->apic_state; |
312 | 9230e66e | bellard | return s->tpr >> 4; |
313 | 9230e66e | bellard | } |
314 | 9230e66e | bellard | |
315 | d592d303 | bellard | /* return -1 if no bit is set */
|
316 | d592d303 | bellard | static int get_highest_priority_int(uint32_t *tab) |
317 | d592d303 | bellard | { |
318 | d592d303 | bellard | int i;
|
319 | d592d303 | bellard | for(i = 7; i >= 0; i--) { |
320 | d592d303 | bellard | if (tab[i] != 0) { |
321 | d592d303 | bellard | return i * 32 + fls_bit(tab[i]); |
322 | d592d303 | bellard | } |
323 | d592d303 | bellard | } |
324 | d592d303 | bellard | return -1; |
325 | d592d303 | bellard | } |
326 | d592d303 | bellard | |
327 | 574bbf7b | bellard | static int apic_get_ppr(APICState *s) |
328 | 574bbf7b | bellard | { |
329 | 574bbf7b | bellard | int tpr, isrv, ppr;
|
330 | 574bbf7b | bellard | |
331 | 574bbf7b | bellard | tpr = (s->tpr >> 4);
|
332 | 574bbf7b | bellard | isrv = get_highest_priority_int(s->isr); |
333 | 574bbf7b | bellard | if (isrv < 0) |
334 | 574bbf7b | bellard | isrv = 0;
|
335 | 574bbf7b | bellard | isrv >>= 4;
|
336 | 574bbf7b | bellard | if (tpr >= isrv)
|
337 | 574bbf7b | bellard | ppr = s->tpr; |
338 | 574bbf7b | bellard | else
|
339 | 574bbf7b | bellard | ppr = isrv << 4;
|
340 | 574bbf7b | bellard | return ppr;
|
341 | 574bbf7b | bellard | } |
342 | 574bbf7b | bellard | |
343 | d592d303 | bellard | static int apic_get_arb_pri(APICState *s) |
344 | d592d303 | bellard | { |
345 | d592d303 | bellard | /* XXX: arbitration */
|
346 | d592d303 | bellard | return 0; |
347 | d592d303 | bellard | } |
348 | d592d303 | bellard | |
349 | 574bbf7b | bellard | /* signal the CPU if an irq is pending */
|
350 | 574bbf7b | bellard | static void apic_update_irq(APICState *s) |
351 | 574bbf7b | bellard | { |
352 | d592d303 | bellard | int irrv, ppr;
|
353 | d592d303 | bellard | if (!(s->spurious_vec & APIC_SV_ENABLE))
|
354 | d592d303 | bellard | return;
|
355 | 574bbf7b | bellard | irrv = get_highest_priority_int(s->irr); |
356 | 574bbf7b | bellard | if (irrv < 0) |
357 | 574bbf7b | bellard | return;
|
358 | d592d303 | bellard | ppr = apic_get_ppr(s); |
359 | d592d303 | bellard | if (ppr && (irrv & 0xf0) <= (ppr & 0xf0)) |
360 | 574bbf7b | bellard | return;
|
361 | 574bbf7b | bellard | cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD); |
362 | 574bbf7b | bellard | } |
363 | 574bbf7b | bellard | |
364 | 574bbf7b | bellard | static void apic_set_irq(APICState *s, int vector_num, int trigger_mode) |
365 | 574bbf7b | bellard | { |
366 | 574bbf7b | bellard | set_bit(s->irr, vector_num); |
367 | 574bbf7b | bellard | if (trigger_mode)
|
368 | 574bbf7b | bellard | set_bit(s->tmr, vector_num); |
369 | 574bbf7b | bellard | else
|
370 | 574bbf7b | bellard | reset_bit(s->tmr, vector_num); |
371 | 574bbf7b | bellard | apic_update_irq(s); |
372 | 574bbf7b | bellard | } |
373 | 574bbf7b | bellard | |
374 | 574bbf7b | bellard | static void apic_eoi(APICState *s) |
375 | 574bbf7b | bellard | { |
376 | 574bbf7b | bellard | int isrv;
|
377 | 574bbf7b | bellard | isrv = get_highest_priority_int(s->isr); |
378 | 574bbf7b | bellard | if (isrv < 0) |
379 | 574bbf7b | bellard | return;
|
380 | 574bbf7b | bellard | reset_bit(s->isr, isrv); |
381 | d592d303 | bellard | /* XXX: send the EOI packet to the APIC bus to allow the I/O APIC to
|
382 | d592d303 | bellard | set the remote IRR bit for level triggered interrupts. */
|
383 | 574bbf7b | bellard | apic_update_irq(s); |
384 | 574bbf7b | bellard | } |
385 | 574bbf7b | bellard | |
386 | d3e9db93 | bellard | static void apic_get_delivery_bitmask(uint32_t *deliver_bitmask, |
387 | d3e9db93 | bellard | uint8_t dest, uint8_t dest_mode) |
388 | d592d303 | bellard | { |
389 | d592d303 | bellard | APICState *apic_iter; |
390 | d3e9db93 | bellard | int i;
|
391 | d592d303 | bellard | |
392 | d592d303 | bellard | if (dest_mode == 0) { |
393 | d3e9db93 | bellard | if (dest == 0xff) { |
394 | d3e9db93 | bellard | memset(deliver_bitmask, 0xff, MAX_APIC_WORDS * sizeof(uint32_t)); |
395 | d3e9db93 | bellard | } else {
|
396 | d3e9db93 | bellard | memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t)); |
397 | d3e9db93 | bellard | set_bit(deliver_bitmask, dest); |
398 | d3e9db93 | bellard | } |
399 | d592d303 | bellard | } else {
|
400 | d592d303 | bellard | /* XXX: cluster mode */
|
401 | d3e9db93 | bellard | memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t)); |
402 | d3e9db93 | bellard | for(i = 0; i < MAX_APICS; i++) { |
403 | d3e9db93 | bellard | apic_iter = local_apics[i]; |
404 | d3e9db93 | bellard | if (apic_iter) {
|
405 | d3e9db93 | bellard | if (apic_iter->dest_mode == 0xf) { |
406 | d3e9db93 | bellard | if (dest & apic_iter->log_dest)
|
407 | d3e9db93 | bellard | set_bit(deliver_bitmask, i); |
408 | d3e9db93 | bellard | } else if (apic_iter->dest_mode == 0x0) { |
409 | d3e9db93 | bellard | if ((dest & 0xf0) == (apic_iter->log_dest & 0xf0) && |
410 | d3e9db93 | bellard | (dest & apic_iter->log_dest & 0x0f)) {
|
411 | d3e9db93 | bellard | set_bit(deliver_bitmask, i); |
412 | d3e9db93 | bellard | } |
413 | d3e9db93 | bellard | } |
414 | d3e9db93 | bellard | } |
415 | d592d303 | bellard | } |
416 | d592d303 | bellard | } |
417 | d592d303 | bellard | } |
418 | d592d303 | bellard | |
419 | d592d303 | bellard | |
420 | d592d303 | bellard | static void apic_init_ipi(APICState *s) |
421 | d592d303 | bellard | { |
422 | d592d303 | bellard | int i;
|
423 | d592d303 | bellard | |
424 | d592d303 | bellard | s->tpr = 0;
|
425 | d592d303 | bellard | s->spurious_vec = 0xff;
|
426 | d592d303 | bellard | s->log_dest = 0;
|
427 | e0fd8781 | bellard | s->dest_mode = 0xf;
|
428 | d592d303 | bellard | memset(s->isr, 0, sizeof(s->isr)); |
429 | d592d303 | bellard | memset(s->tmr, 0, sizeof(s->tmr)); |
430 | d592d303 | bellard | memset(s->irr, 0, sizeof(s->irr)); |
431 | b4511723 | bellard | for(i = 0; i < APIC_LVT_NB; i++) |
432 | b4511723 | bellard | s->lvt[i] = 1 << 16; /* mask LVT */ |
433 | d592d303 | bellard | s->esr = 0;
|
434 | d592d303 | bellard | memset(s->icr, 0, sizeof(s->icr)); |
435 | d592d303 | bellard | s->divide_conf = 0;
|
436 | d592d303 | bellard | s->count_shift = 0;
|
437 | d592d303 | bellard | s->initial_count = 0;
|
438 | d592d303 | bellard | s->initial_count_load_time = 0;
|
439 | d592d303 | bellard | s->next_time = 0;
|
440 | d592d303 | bellard | } |
441 | d592d303 | bellard | |
442 | e0fd8781 | bellard | /* send a SIPI message to the CPU to start it */
|
443 | e0fd8781 | bellard | static void apic_startup(APICState *s, int vector_num) |
444 | e0fd8781 | bellard | { |
445 | e0fd8781 | bellard | CPUState *env = s->cpu_env; |
446 | ce5232c5 | bellard | if (!env->halted)
|
447 | e0fd8781 | bellard | return;
|
448 | e0fd8781 | bellard | env->eip = 0;
|
449 | 5fafdf24 | ths | cpu_x86_load_seg_cache(env, R_CS, vector_num << 8, vector_num << 12, |
450 | e0fd8781 | bellard | 0xffff, 0); |
451 | ce5232c5 | bellard | env->halted = 0;
|
452 | e0fd8781 | bellard | } |
453 | e0fd8781 | bellard | |
454 | d592d303 | bellard | static void apic_deliver(APICState *s, uint8_t dest, uint8_t dest_mode, |
455 | d592d303 | bellard | uint8_t delivery_mode, uint8_t vector_num, |
456 | d592d303 | bellard | uint8_t polarity, uint8_t trigger_mode) |
457 | d592d303 | bellard | { |
458 | d3e9db93 | bellard | uint32_t deliver_bitmask[MAX_APIC_WORDS]; |
459 | d592d303 | bellard | int dest_shorthand = (s->icr[0] >> 18) & 3; |
460 | d592d303 | bellard | APICState *apic_iter; |
461 | d592d303 | bellard | |
462 | e0fd8781 | bellard | switch (dest_shorthand) {
|
463 | d3e9db93 | bellard | case 0: |
464 | d3e9db93 | bellard | apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode); |
465 | d3e9db93 | bellard | break;
|
466 | d3e9db93 | bellard | case 1: |
467 | d3e9db93 | bellard | memset(deliver_bitmask, 0x00, sizeof(deliver_bitmask)); |
468 | d3e9db93 | bellard | set_bit(deliver_bitmask, s->id); |
469 | d3e9db93 | bellard | break;
|
470 | d3e9db93 | bellard | case 2: |
471 | d3e9db93 | bellard | memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask)); |
472 | d3e9db93 | bellard | break;
|
473 | d3e9db93 | bellard | case 3: |
474 | d3e9db93 | bellard | memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask)); |
475 | d3e9db93 | bellard | reset_bit(deliver_bitmask, s->id); |
476 | d3e9db93 | bellard | break;
|
477 | e0fd8781 | bellard | } |
478 | e0fd8781 | bellard | |
479 | d592d303 | bellard | switch (delivery_mode) {
|
480 | d592d303 | bellard | case APIC_DM_INIT:
|
481 | d592d303 | bellard | { |
482 | d592d303 | bellard | int trig_mode = (s->icr[0] >> 15) & 1; |
483 | d592d303 | bellard | int level = (s->icr[0] >> 14) & 1; |
484 | d592d303 | bellard | if (level == 0 && trig_mode == 1) { |
485 | 5fafdf24 | ths | foreach_apic(apic_iter, deliver_bitmask, |
486 | d3e9db93 | bellard | apic_iter->arb_id = apic_iter->id ); |
487 | d592d303 | bellard | return;
|
488 | d592d303 | bellard | } |
489 | d592d303 | bellard | } |
490 | d592d303 | bellard | break;
|
491 | d592d303 | bellard | |
492 | d592d303 | bellard | case APIC_DM_SIPI:
|
493 | 5fafdf24 | ths | foreach_apic(apic_iter, deliver_bitmask, |
494 | d3e9db93 | bellard | apic_startup(apic_iter, vector_num) ); |
495 | d592d303 | bellard | return;
|
496 | d592d303 | bellard | } |
497 | d592d303 | bellard | |
498 | d592d303 | bellard | apic_bus_deliver(deliver_bitmask, delivery_mode, vector_num, polarity, |
499 | d592d303 | bellard | trigger_mode); |
500 | d592d303 | bellard | } |
501 | d592d303 | bellard | |
502 | 574bbf7b | bellard | int apic_get_interrupt(CPUState *env)
|
503 | 574bbf7b | bellard | { |
504 | 574bbf7b | bellard | APICState *s = env->apic_state; |
505 | 574bbf7b | bellard | int intno;
|
506 | 574bbf7b | bellard | |
507 | 574bbf7b | bellard | /* if the APIC is installed or enabled, we let the 8259 handle the
|
508 | 574bbf7b | bellard | IRQs */
|
509 | 574bbf7b | bellard | if (!s)
|
510 | 574bbf7b | bellard | return -1; |
511 | 574bbf7b | bellard | if (!(s->spurious_vec & APIC_SV_ENABLE))
|
512 | 574bbf7b | bellard | return -1; |
513 | 3b46e624 | ths | |
514 | 574bbf7b | bellard | /* XXX: spurious IRQ handling */
|
515 | 574bbf7b | bellard | intno = get_highest_priority_int(s->irr); |
516 | 574bbf7b | bellard | if (intno < 0) |
517 | 574bbf7b | bellard | return -1; |
518 | d592d303 | bellard | if (s->tpr && intno <= s->tpr)
|
519 | d592d303 | bellard | return s->spurious_vec & 0xff; |
520 | b4511723 | bellard | reset_bit(s->irr, intno); |
521 | 574bbf7b | bellard | set_bit(s->isr, intno); |
522 | 574bbf7b | bellard | apic_update_irq(s); |
523 | 574bbf7b | bellard | return intno;
|
524 | 574bbf7b | bellard | } |
525 | 574bbf7b | bellard | |
526 | 0e21e12b | ths | int apic_accept_pic_intr(CPUState *env)
|
527 | 0e21e12b | ths | { |
528 | 0e21e12b | ths | APICState *s = env->apic_state; |
529 | 0e21e12b | ths | uint32_t lvt0; |
530 | 0e21e12b | ths | |
531 | 0e21e12b | ths | if (!s)
|
532 | 0e21e12b | ths | return -1; |
533 | 0e21e12b | ths | |
534 | 0e21e12b | ths | lvt0 = s->lvt[APIC_LVT_LINT0]; |
535 | 0e21e12b | ths | |
536 | a5b38b51 | aurel32 | if ((s->apicbase & MSR_IA32_APICBASE_ENABLE) == 0 || |
537 | a5b38b51 | aurel32 | (lvt0 & APIC_LVT_MASKED) == 0)
|
538 | 0e21e12b | ths | return 1; |
539 | 0e21e12b | ths | |
540 | 0e21e12b | ths | return 0; |
541 | 0e21e12b | ths | } |
542 | 0e21e12b | ths | |
543 | 574bbf7b | bellard | static uint32_t apic_get_current_count(APICState *s)
|
544 | 574bbf7b | bellard | { |
545 | 574bbf7b | bellard | int64_t d; |
546 | 574bbf7b | bellard | uint32_t val; |
547 | 5fafdf24 | ths | d = (qemu_get_clock(vm_clock) - s->initial_count_load_time) >> |
548 | 574bbf7b | bellard | s->count_shift; |
549 | 574bbf7b | bellard | if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
|
550 | 574bbf7b | bellard | /* periodic */
|
551 | d592d303 | bellard | val = s->initial_count - (d % ((uint64_t)s->initial_count + 1));
|
552 | 574bbf7b | bellard | } else {
|
553 | 574bbf7b | bellard | if (d >= s->initial_count)
|
554 | 574bbf7b | bellard | val = 0;
|
555 | 574bbf7b | bellard | else
|
556 | 574bbf7b | bellard | val = s->initial_count - d; |
557 | 574bbf7b | bellard | } |
558 | 574bbf7b | bellard | return val;
|
559 | 574bbf7b | bellard | } |
560 | 574bbf7b | bellard | |
561 | 574bbf7b | bellard | static void apic_timer_update(APICState *s, int64_t current_time) |
562 | 574bbf7b | bellard | { |
563 | 574bbf7b | bellard | int64_t next_time, d; |
564 | 3b46e624 | ths | |
565 | 574bbf7b | bellard | if (!(s->lvt[APIC_LVT_TIMER] & APIC_LVT_MASKED)) {
|
566 | 5fafdf24 | ths | d = (current_time - s->initial_count_load_time) >> |
567 | 574bbf7b | bellard | s->count_shift; |
568 | 574bbf7b | bellard | if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
|
569 | d592d303 | bellard | d = ((d / ((uint64_t)s->initial_count + 1)) + 1) * ((uint64_t)s->initial_count + 1); |
570 | 574bbf7b | bellard | } else {
|
571 | 574bbf7b | bellard | if (d >= s->initial_count)
|
572 | 574bbf7b | bellard | goto no_timer;
|
573 | d592d303 | bellard | d = (uint64_t)s->initial_count + 1;
|
574 | 574bbf7b | bellard | } |
575 | 574bbf7b | bellard | next_time = s->initial_count_load_time + (d << s->count_shift); |
576 | 574bbf7b | bellard | qemu_mod_timer(s->timer, next_time); |
577 | 574bbf7b | bellard | s->next_time = next_time; |
578 | 574bbf7b | bellard | } else {
|
579 | 574bbf7b | bellard | no_timer:
|
580 | 574bbf7b | bellard | qemu_del_timer(s->timer); |
581 | 574bbf7b | bellard | } |
582 | 574bbf7b | bellard | } |
583 | 574bbf7b | bellard | |
584 | 574bbf7b | bellard | static void apic_timer(void *opaque) |
585 | 574bbf7b | bellard | { |
586 | 574bbf7b | bellard | APICState *s = opaque; |
587 | 574bbf7b | bellard | |
588 | a5b38b51 | aurel32 | apic_local_deliver(s->cpu_env, APIC_LVT_TIMER); |
589 | 574bbf7b | bellard | apic_timer_update(s, s->next_time); |
590 | 574bbf7b | bellard | } |
591 | 574bbf7b | bellard | |
592 | 574bbf7b | bellard | static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr) |
593 | 574bbf7b | bellard | { |
594 | 574bbf7b | bellard | return 0; |
595 | 574bbf7b | bellard | } |
596 | 574bbf7b | bellard | |
597 | 574bbf7b | bellard | static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr) |
598 | 574bbf7b | bellard | { |
599 | 574bbf7b | bellard | return 0; |
600 | 574bbf7b | bellard | } |
601 | 574bbf7b | bellard | |
602 | 574bbf7b | bellard | static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
603 | 574bbf7b | bellard | { |
604 | 574bbf7b | bellard | } |
605 | 574bbf7b | bellard | |
606 | 574bbf7b | bellard | static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val) |
607 | 574bbf7b | bellard | { |
608 | 574bbf7b | bellard | } |
609 | 574bbf7b | bellard | |
610 | 574bbf7b | bellard | static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr) |
611 | 574bbf7b | bellard | { |
612 | 574bbf7b | bellard | CPUState *env; |
613 | 574bbf7b | bellard | APICState *s; |
614 | 574bbf7b | bellard | uint32_t val; |
615 | 574bbf7b | bellard | int index;
|
616 | 574bbf7b | bellard | |
617 | 574bbf7b | bellard | env = cpu_single_env; |
618 | 574bbf7b | bellard | if (!env)
|
619 | 574bbf7b | bellard | return 0; |
620 | 574bbf7b | bellard | s = env->apic_state; |
621 | 574bbf7b | bellard | |
622 | 574bbf7b | bellard | index = (addr >> 4) & 0xff; |
623 | 574bbf7b | bellard | switch(index) {
|
624 | 574bbf7b | bellard | case 0x02: /* id */ |
625 | 574bbf7b | bellard | val = s->id << 24;
|
626 | 574bbf7b | bellard | break;
|
627 | 574bbf7b | bellard | case 0x03: /* version */ |
628 | 574bbf7b | bellard | val = 0x11 | ((APIC_LVT_NB - 1) << 16); /* version 0x11 */ |
629 | 574bbf7b | bellard | break;
|
630 | 574bbf7b | bellard | case 0x08: |
631 | 574bbf7b | bellard | val = s->tpr; |
632 | 574bbf7b | bellard | break;
|
633 | d592d303 | bellard | case 0x09: |
634 | d592d303 | bellard | val = apic_get_arb_pri(s); |
635 | d592d303 | bellard | break;
|
636 | 574bbf7b | bellard | case 0x0a: |
637 | 574bbf7b | bellard | /* ppr */
|
638 | 574bbf7b | bellard | val = apic_get_ppr(s); |
639 | 574bbf7b | bellard | break;
|
640 | b237db36 | aurel32 | case 0x0b: |
641 | b237db36 | aurel32 | val = 0;
|
642 | b237db36 | aurel32 | break;
|
643 | d592d303 | bellard | case 0x0d: |
644 | d592d303 | bellard | val = s->log_dest << 24;
|
645 | d592d303 | bellard | break;
|
646 | d592d303 | bellard | case 0x0e: |
647 | d592d303 | bellard | val = s->dest_mode << 28;
|
648 | d592d303 | bellard | break;
|
649 | 574bbf7b | bellard | case 0x0f: |
650 | 574bbf7b | bellard | val = s->spurious_vec; |
651 | 574bbf7b | bellard | break;
|
652 | 574bbf7b | bellard | case 0x10 ... 0x17: |
653 | 574bbf7b | bellard | val = s->isr[index & 7];
|
654 | 574bbf7b | bellard | break;
|
655 | 574bbf7b | bellard | case 0x18 ... 0x1f: |
656 | 574bbf7b | bellard | val = s->tmr[index & 7];
|
657 | 574bbf7b | bellard | break;
|
658 | 574bbf7b | bellard | case 0x20 ... 0x27: |
659 | 574bbf7b | bellard | val = s->irr[index & 7];
|
660 | 574bbf7b | bellard | break;
|
661 | 574bbf7b | bellard | case 0x28: |
662 | 574bbf7b | bellard | val = s->esr; |
663 | 574bbf7b | bellard | break;
|
664 | 574bbf7b | bellard | case 0x30: |
665 | 574bbf7b | bellard | case 0x31: |
666 | 574bbf7b | bellard | val = s->icr[index & 1];
|
667 | 574bbf7b | bellard | break;
|
668 | e0fd8781 | bellard | case 0x32 ... 0x37: |
669 | e0fd8781 | bellard | val = s->lvt[index - 0x32];
|
670 | e0fd8781 | bellard | break;
|
671 | 574bbf7b | bellard | case 0x38: |
672 | 574bbf7b | bellard | val = s->initial_count; |
673 | 574bbf7b | bellard | break;
|
674 | 574bbf7b | bellard | case 0x39: |
675 | 574bbf7b | bellard | val = apic_get_current_count(s); |
676 | 574bbf7b | bellard | break;
|
677 | 574bbf7b | bellard | case 0x3e: |
678 | 574bbf7b | bellard | val = s->divide_conf; |
679 | 574bbf7b | bellard | break;
|
680 | 574bbf7b | bellard | default:
|
681 | 574bbf7b | bellard | s->esr |= ESR_ILLEGAL_ADDRESS; |
682 | 574bbf7b | bellard | val = 0;
|
683 | 574bbf7b | bellard | break;
|
684 | 574bbf7b | bellard | } |
685 | 574bbf7b | bellard | #ifdef DEBUG_APIC
|
686 | 574bbf7b | bellard | printf("APIC read: %08x = %08x\n", (uint32_t)addr, val);
|
687 | 574bbf7b | bellard | #endif
|
688 | 574bbf7b | bellard | return val;
|
689 | 574bbf7b | bellard | } |
690 | 574bbf7b | bellard | |
691 | 574bbf7b | bellard | static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
692 | 574bbf7b | bellard | { |
693 | 574bbf7b | bellard | CPUState *env; |
694 | 574bbf7b | bellard | APICState *s; |
695 | 574bbf7b | bellard | int index;
|
696 | 574bbf7b | bellard | |
697 | 574bbf7b | bellard | env = cpu_single_env; |
698 | 574bbf7b | bellard | if (!env)
|
699 | 574bbf7b | bellard | return;
|
700 | 574bbf7b | bellard | s = env->apic_state; |
701 | 574bbf7b | bellard | |
702 | 574bbf7b | bellard | #ifdef DEBUG_APIC
|
703 | 574bbf7b | bellard | printf("APIC write: %08x = %08x\n", (uint32_t)addr, val);
|
704 | 574bbf7b | bellard | #endif
|
705 | 574bbf7b | bellard | |
706 | 574bbf7b | bellard | index = (addr >> 4) & 0xff; |
707 | 574bbf7b | bellard | switch(index) {
|
708 | 574bbf7b | bellard | case 0x02: |
709 | 574bbf7b | bellard | s->id = (val >> 24);
|
710 | 574bbf7b | bellard | break;
|
711 | e0fd8781 | bellard | case 0x03: |
712 | e0fd8781 | bellard | break;
|
713 | 574bbf7b | bellard | case 0x08: |
714 | 574bbf7b | bellard | s->tpr = val; |
715 | d592d303 | bellard | apic_update_irq(s); |
716 | 574bbf7b | bellard | break;
|
717 | e0fd8781 | bellard | case 0x09: |
718 | e0fd8781 | bellard | case 0x0a: |
719 | e0fd8781 | bellard | break;
|
720 | 574bbf7b | bellard | case 0x0b: /* EOI */ |
721 | 574bbf7b | bellard | apic_eoi(s); |
722 | 574bbf7b | bellard | break;
|
723 | d592d303 | bellard | case 0x0d: |
724 | d592d303 | bellard | s->log_dest = val >> 24;
|
725 | d592d303 | bellard | break;
|
726 | d592d303 | bellard | case 0x0e: |
727 | d592d303 | bellard | s->dest_mode = val >> 28;
|
728 | d592d303 | bellard | break;
|
729 | 574bbf7b | bellard | case 0x0f: |
730 | 574bbf7b | bellard | s->spurious_vec = val & 0x1ff;
|
731 | d592d303 | bellard | apic_update_irq(s); |
732 | 574bbf7b | bellard | break;
|
733 | e0fd8781 | bellard | case 0x10 ... 0x17: |
734 | e0fd8781 | bellard | case 0x18 ... 0x1f: |
735 | e0fd8781 | bellard | case 0x20 ... 0x27: |
736 | e0fd8781 | bellard | case 0x28: |
737 | e0fd8781 | bellard | break;
|
738 | 574bbf7b | bellard | case 0x30: |
739 | d592d303 | bellard | s->icr[0] = val;
|
740 | d592d303 | bellard | apic_deliver(s, (s->icr[1] >> 24) & 0xff, (s->icr[0] >> 11) & 1, |
741 | d592d303 | bellard | (s->icr[0] >> 8) & 7, (s->icr[0] & 0xff), |
742 | d592d303 | bellard | (s->icr[0] >> 14) & 1, (s->icr[0] >> 15) & 1); |
743 | d592d303 | bellard | break;
|
744 | 574bbf7b | bellard | case 0x31: |
745 | d592d303 | bellard | s->icr[1] = val;
|
746 | 574bbf7b | bellard | break;
|
747 | 574bbf7b | bellard | case 0x32 ... 0x37: |
748 | 574bbf7b | bellard | { |
749 | 574bbf7b | bellard | int n = index - 0x32; |
750 | 574bbf7b | bellard | s->lvt[n] = val; |
751 | 574bbf7b | bellard | if (n == APIC_LVT_TIMER)
|
752 | 574bbf7b | bellard | apic_timer_update(s, qemu_get_clock(vm_clock)); |
753 | 574bbf7b | bellard | } |
754 | 574bbf7b | bellard | break;
|
755 | 574bbf7b | bellard | case 0x38: |
756 | 574bbf7b | bellard | s->initial_count = val; |
757 | 574bbf7b | bellard | s->initial_count_load_time = qemu_get_clock(vm_clock); |
758 | 574bbf7b | bellard | apic_timer_update(s, s->initial_count_load_time); |
759 | 574bbf7b | bellard | break;
|
760 | e0fd8781 | bellard | case 0x39: |
761 | e0fd8781 | bellard | break;
|
762 | 574bbf7b | bellard | case 0x3e: |
763 | 574bbf7b | bellard | { |
764 | 574bbf7b | bellard | int v;
|
765 | 574bbf7b | bellard | s->divide_conf = val & 0xb;
|
766 | 574bbf7b | bellard | v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4); |
767 | 574bbf7b | bellard | s->count_shift = (v + 1) & 7; |
768 | 574bbf7b | bellard | } |
769 | 574bbf7b | bellard | break;
|
770 | 574bbf7b | bellard | default:
|
771 | 574bbf7b | bellard | s->esr |= ESR_ILLEGAL_ADDRESS; |
772 | 574bbf7b | bellard | break;
|
773 | 574bbf7b | bellard | } |
774 | 574bbf7b | bellard | } |
775 | 574bbf7b | bellard | |
776 | d592d303 | bellard | static void apic_save(QEMUFile *f, void *opaque) |
777 | d592d303 | bellard | { |
778 | d592d303 | bellard | APICState *s = opaque; |
779 | d592d303 | bellard | int i;
|
780 | d592d303 | bellard | |
781 | d592d303 | bellard | qemu_put_be32s(f, &s->apicbase); |
782 | d592d303 | bellard | qemu_put_8s(f, &s->id); |
783 | d592d303 | bellard | qemu_put_8s(f, &s->arb_id); |
784 | d592d303 | bellard | qemu_put_8s(f, &s->tpr); |
785 | d592d303 | bellard | qemu_put_be32s(f, &s->spurious_vec); |
786 | d592d303 | bellard | qemu_put_8s(f, &s->log_dest); |
787 | d592d303 | bellard | qemu_put_8s(f, &s->dest_mode); |
788 | d592d303 | bellard | for (i = 0; i < 8; i++) { |
789 | d592d303 | bellard | qemu_put_be32s(f, &s->isr[i]); |
790 | d592d303 | bellard | qemu_put_be32s(f, &s->tmr[i]); |
791 | d592d303 | bellard | qemu_put_be32s(f, &s->irr[i]); |
792 | d592d303 | bellard | } |
793 | d592d303 | bellard | for (i = 0; i < APIC_LVT_NB; i++) { |
794 | d592d303 | bellard | qemu_put_be32s(f, &s->lvt[i]); |
795 | d592d303 | bellard | } |
796 | d592d303 | bellard | qemu_put_be32s(f, &s->esr); |
797 | d592d303 | bellard | qemu_put_be32s(f, &s->icr[0]);
|
798 | d592d303 | bellard | qemu_put_be32s(f, &s->icr[1]);
|
799 | d592d303 | bellard | qemu_put_be32s(f, &s->divide_conf); |
800 | bee8d684 | ths | qemu_put_be32(f, s->count_shift); |
801 | d592d303 | bellard | qemu_put_be32s(f, &s->initial_count); |
802 | bee8d684 | ths | qemu_put_be64(f, s->initial_count_load_time); |
803 | bee8d684 | ths | qemu_put_be64(f, s->next_time); |
804 | e6cf6a8c | bellard | |
805 | e6cf6a8c | bellard | qemu_put_timer(f, s->timer); |
806 | d592d303 | bellard | } |
807 | d592d303 | bellard | |
808 | d592d303 | bellard | static int apic_load(QEMUFile *f, void *opaque, int version_id) |
809 | d592d303 | bellard | { |
810 | d592d303 | bellard | APICState *s = opaque; |
811 | d592d303 | bellard | int i;
|
812 | d592d303 | bellard | |
813 | e6cf6a8c | bellard | if (version_id > 2) |
814 | d592d303 | bellard | return -EINVAL;
|
815 | d592d303 | bellard | |
816 | d592d303 | bellard | /* XXX: what if the base changes? (registered memory regions) */
|
817 | d592d303 | bellard | qemu_get_be32s(f, &s->apicbase); |
818 | d592d303 | bellard | qemu_get_8s(f, &s->id); |
819 | d592d303 | bellard | qemu_get_8s(f, &s->arb_id); |
820 | d592d303 | bellard | qemu_get_8s(f, &s->tpr); |
821 | d592d303 | bellard | qemu_get_be32s(f, &s->spurious_vec); |
822 | d592d303 | bellard | qemu_get_8s(f, &s->log_dest); |
823 | d592d303 | bellard | qemu_get_8s(f, &s->dest_mode); |
824 | d592d303 | bellard | for (i = 0; i < 8; i++) { |
825 | d592d303 | bellard | qemu_get_be32s(f, &s->isr[i]); |
826 | d592d303 | bellard | qemu_get_be32s(f, &s->tmr[i]); |
827 | d592d303 | bellard | qemu_get_be32s(f, &s->irr[i]); |
828 | d592d303 | bellard | } |
829 | d592d303 | bellard | for (i = 0; i < APIC_LVT_NB; i++) { |
830 | d592d303 | bellard | qemu_get_be32s(f, &s->lvt[i]); |
831 | d592d303 | bellard | } |
832 | d592d303 | bellard | qemu_get_be32s(f, &s->esr); |
833 | d592d303 | bellard | qemu_get_be32s(f, &s->icr[0]);
|
834 | d592d303 | bellard | qemu_get_be32s(f, &s->icr[1]);
|
835 | d592d303 | bellard | qemu_get_be32s(f, &s->divide_conf); |
836 | bee8d684 | ths | s->count_shift=qemu_get_be32(f); |
837 | d592d303 | bellard | qemu_get_be32s(f, &s->initial_count); |
838 | bee8d684 | ths | s->initial_count_load_time=qemu_get_be64(f); |
839 | bee8d684 | ths | s->next_time=qemu_get_be64(f); |
840 | e6cf6a8c | bellard | |
841 | e6cf6a8c | bellard | if (version_id >= 2) |
842 | e6cf6a8c | bellard | qemu_get_timer(f, s->timer); |
843 | d592d303 | bellard | return 0; |
844 | d592d303 | bellard | } |
845 | 574bbf7b | bellard | |
846 | d592d303 | bellard | static void apic_reset(void *opaque) |
847 | d592d303 | bellard | { |
848 | d592d303 | bellard | APICState *s = opaque; |
849 | d592d303 | bellard | apic_init_ipi(s); |
850 | 0e21e12b | ths | |
851 | a5b38b51 | aurel32 | if (s->id == 0) { |
852 | a5b38b51 | aurel32 | /*
|
853 | a5b38b51 | aurel32 | * LINT0 delivery mode on CPU #0 is set to ExtInt at initialization
|
854 | a5b38b51 | aurel32 | * time typically by BIOS, so PIC interrupt can be delivered to the
|
855 | a5b38b51 | aurel32 | * processor when local APIC is enabled.
|
856 | a5b38b51 | aurel32 | */
|
857 | a5b38b51 | aurel32 | s->lvt[APIC_LVT_LINT0] = 0x700;
|
858 | a5b38b51 | aurel32 | } |
859 | d592d303 | bellard | } |
860 | 574bbf7b | bellard | |
861 | 574bbf7b | bellard | static CPUReadMemoryFunc *apic_mem_read[3] = { |
862 | 574bbf7b | bellard | apic_mem_readb, |
863 | 574bbf7b | bellard | apic_mem_readw, |
864 | 574bbf7b | bellard | apic_mem_readl, |
865 | 574bbf7b | bellard | }; |
866 | 574bbf7b | bellard | |
867 | 574bbf7b | bellard | static CPUWriteMemoryFunc *apic_mem_write[3] = { |
868 | 574bbf7b | bellard | apic_mem_writeb, |
869 | 574bbf7b | bellard | apic_mem_writew, |
870 | 574bbf7b | bellard | apic_mem_writel, |
871 | 574bbf7b | bellard | }; |
872 | 574bbf7b | bellard | |
873 | 574bbf7b | bellard | int apic_init(CPUState *env)
|
874 | 574bbf7b | bellard | { |
875 | 574bbf7b | bellard | APICState *s; |
876 | 574bbf7b | bellard | |
877 | d3e9db93 | bellard | if (last_apic_id >= MAX_APICS)
|
878 | d3e9db93 | bellard | return -1; |
879 | d592d303 | bellard | s = qemu_mallocz(sizeof(APICState));
|
880 | 574bbf7b | bellard | if (!s)
|
881 | 574bbf7b | bellard | return -1; |
882 | 574bbf7b | bellard | env->apic_state = s; |
883 | d592d303 | bellard | s->id = last_apic_id++; |
884 | eae7629b | ths | env->cpuid_apic_id = s->id; |
885 | 574bbf7b | bellard | s->cpu_env = env; |
886 | 5fafdf24 | ths | s->apicbase = 0xfee00000 |
|
887 | d592d303 | bellard | (s->id ? 0 : MSR_IA32_APICBASE_BSP) | MSR_IA32_APICBASE_ENABLE;
|
888 | 574bbf7b | bellard | |
889 | a5b38b51 | aurel32 | apic_reset(s); |
890 | 0e21e12b | ths | |
891 | d592d303 | bellard | /* XXX: mapping more APICs at the same memory location */
|
892 | 574bbf7b | bellard | if (apic_io_memory == 0) { |
893 | 574bbf7b | bellard | /* NOTE: the APIC is directly connected to the CPU - it is not
|
894 | 574bbf7b | bellard | on the global memory bus. */
|
895 | 5fafdf24 | ths | apic_io_memory = cpu_register_io_memory(0, apic_mem_read,
|
896 | 574bbf7b | bellard | apic_mem_write, NULL);
|
897 | d592d303 | bellard | cpu_register_physical_memory(s->apicbase & ~0xfff, 0x1000, |
898 | d592d303 | bellard | apic_io_memory); |
899 | 574bbf7b | bellard | } |
900 | 574bbf7b | bellard | s->timer = qemu_new_timer(vm_clock, apic_timer, s); |
901 | d592d303 | bellard | |
902 | be0164f2 | ths | register_savevm("apic", s->id, 2, apic_save, apic_load, s); |
903 | d592d303 | bellard | qemu_register_reset(apic_reset, s); |
904 | 3b46e624 | ths | |
905 | d3e9db93 | bellard | local_apics[s->id] = s; |
906 | d592d303 | bellard | return 0; |
907 | d592d303 | bellard | } |
908 | d592d303 | bellard | |
909 | d592d303 | bellard | static void ioapic_service(IOAPICState *s) |
910 | d592d303 | bellard | { |
911 | b1fc0348 | bellard | uint8_t i; |
912 | b1fc0348 | bellard | uint8_t trig_mode; |
913 | d592d303 | bellard | uint8_t vector; |
914 | b1fc0348 | bellard | uint8_t delivery_mode; |
915 | d592d303 | bellard | uint32_t mask; |
916 | d592d303 | bellard | uint64_t entry; |
917 | d592d303 | bellard | uint8_t dest; |
918 | d592d303 | bellard | uint8_t dest_mode; |
919 | b1fc0348 | bellard | uint8_t polarity; |
920 | d3e9db93 | bellard | uint32_t deliver_bitmask[MAX_APIC_WORDS]; |
921 | d592d303 | bellard | |
922 | b1fc0348 | bellard | for (i = 0; i < IOAPIC_NUM_PINS; i++) { |
923 | b1fc0348 | bellard | mask = 1 << i;
|
924 | d592d303 | bellard | if (s->irr & mask) {
|
925 | b1fc0348 | bellard | entry = s->ioredtbl[i]; |
926 | d592d303 | bellard | if (!(entry & APIC_LVT_MASKED)) {
|
927 | b1fc0348 | bellard | trig_mode = ((entry >> 15) & 1); |
928 | d592d303 | bellard | dest = entry >> 56;
|
929 | d592d303 | bellard | dest_mode = (entry >> 11) & 1; |
930 | b1fc0348 | bellard | delivery_mode = (entry >> 8) & 7; |
931 | b1fc0348 | bellard | polarity = (entry >> 13) & 1; |
932 | b1fc0348 | bellard | if (trig_mode == APIC_TRIGGER_EDGE)
|
933 | b1fc0348 | bellard | s->irr &= ~mask; |
934 | b1fc0348 | bellard | if (delivery_mode == APIC_DM_EXTINT)
|
935 | b1fc0348 | bellard | vector = pic_read_irq(isa_pic); |
936 | b1fc0348 | bellard | else
|
937 | b1fc0348 | bellard | vector = entry & 0xff;
|
938 | 3b46e624 | ths | |
939 | d3e9db93 | bellard | apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode); |
940 | 5fafdf24 | ths | apic_bus_deliver(deliver_bitmask, delivery_mode, |
941 | d3e9db93 | bellard | vector, polarity, trig_mode); |
942 | d592d303 | bellard | } |
943 | d592d303 | bellard | } |
944 | d592d303 | bellard | } |
945 | d592d303 | bellard | } |
946 | d592d303 | bellard | |
947 | d592d303 | bellard | void ioapic_set_irq(void *opaque, int vector, int level) |
948 | d592d303 | bellard | { |
949 | d592d303 | bellard | IOAPICState *s = opaque; |
950 | d592d303 | bellard | |
951 | d592d303 | bellard | if (vector >= 0 && vector < IOAPIC_NUM_PINS) { |
952 | d592d303 | bellard | uint32_t mask = 1 << vector;
|
953 | d592d303 | bellard | uint64_t entry = s->ioredtbl[vector]; |
954 | d592d303 | bellard | |
955 | d592d303 | bellard | if ((entry >> 15) & 1) { |
956 | d592d303 | bellard | /* level triggered */
|
957 | d592d303 | bellard | if (level) {
|
958 | d592d303 | bellard | s->irr |= mask; |
959 | d592d303 | bellard | ioapic_service(s); |
960 | d592d303 | bellard | } else {
|
961 | d592d303 | bellard | s->irr &= ~mask; |
962 | d592d303 | bellard | } |
963 | d592d303 | bellard | } else {
|
964 | d592d303 | bellard | /* edge triggered */
|
965 | d592d303 | bellard | if (level) {
|
966 | d592d303 | bellard | s->irr |= mask; |
967 | d592d303 | bellard | ioapic_service(s); |
968 | d592d303 | bellard | } |
969 | d592d303 | bellard | } |
970 | d592d303 | bellard | } |
971 | d592d303 | bellard | } |
972 | d592d303 | bellard | |
973 | d592d303 | bellard | static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr) |
974 | d592d303 | bellard | { |
975 | d592d303 | bellard | IOAPICState *s = opaque; |
976 | d592d303 | bellard | int index;
|
977 | d592d303 | bellard | uint32_t val = 0;
|
978 | d592d303 | bellard | |
979 | d592d303 | bellard | addr &= 0xff;
|
980 | d592d303 | bellard | if (addr == 0x00) { |
981 | d592d303 | bellard | val = s->ioregsel; |
982 | d592d303 | bellard | } else if (addr == 0x10) { |
983 | d592d303 | bellard | switch (s->ioregsel) {
|
984 | d592d303 | bellard | case 0x00: |
985 | d592d303 | bellard | val = s->id << 24;
|
986 | d592d303 | bellard | break;
|
987 | d592d303 | bellard | case 0x01: |
988 | d592d303 | bellard | val = 0x11 | ((IOAPIC_NUM_PINS - 1) << 16); /* version 0x11 */ |
989 | d592d303 | bellard | break;
|
990 | d592d303 | bellard | case 0x02: |
991 | d592d303 | bellard | val = 0;
|
992 | d592d303 | bellard | break;
|
993 | d592d303 | bellard | default:
|
994 | d592d303 | bellard | index = (s->ioregsel - 0x10) >> 1; |
995 | d592d303 | bellard | if (index >= 0 && index < IOAPIC_NUM_PINS) { |
996 | d592d303 | bellard | if (s->ioregsel & 1) |
997 | d592d303 | bellard | val = s->ioredtbl[index] >> 32;
|
998 | d592d303 | bellard | else
|
999 | d592d303 | bellard | val = s->ioredtbl[index] & 0xffffffff;
|
1000 | d592d303 | bellard | } |
1001 | d592d303 | bellard | } |
1002 | d592d303 | bellard | #ifdef DEBUG_IOAPIC
|
1003 | d592d303 | bellard | printf("I/O APIC read: %08x = %08x\n", s->ioregsel, val);
|
1004 | d592d303 | bellard | #endif
|
1005 | d592d303 | bellard | } |
1006 | d592d303 | bellard | return val;
|
1007 | d592d303 | bellard | } |
1008 | d592d303 | bellard | |
1009 | d592d303 | bellard | static void ioapic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
1010 | d592d303 | bellard | { |
1011 | d592d303 | bellard | IOAPICState *s = opaque; |
1012 | d592d303 | bellard | int index;
|
1013 | d592d303 | bellard | |
1014 | d592d303 | bellard | addr &= 0xff;
|
1015 | d592d303 | bellard | if (addr == 0x00) { |
1016 | d592d303 | bellard | s->ioregsel = val; |
1017 | d592d303 | bellard | return;
|
1018 | d592d303 | bellard | } else if (addr == 0x10) { |
1019 | d592d303 | bellard | #ifdef DEBUG_IOAPIC
|
1020 | d592d303 | bellard | printf("I/O APIC write: %08x = %08x\n", s->ioregsel, val);
|
1021 | d592d303 | bellard | #endif
|
1022 | d592d303 | bellard | switch (s->ioregsel) {
|
1023 | d592d303 | bellard | case 0x00: |
1024 | d592d303 | bellard | s->id = (val >> 24) & 0xff; |
1025 | d592d303 | bellard | return;
|
1026 | d592d303 | bellard | case 0x01: |
1027 | d592d303 | bellard | case 0x02: |
1028 | d592d303 | bellard | return;
|
1029 | d592d303 | bellard | default:
|
1030 | d592d303 | bellard | index = (s->ioregsel - 0x10) >> 1; |
1031 | d592d303 | bellard | if (index >= 0 && index < IOAPIC_NUM_PINS) { |
1032 | d592d303 | bellard | if (s->ioregsel & 1) { |
1033 | d592d303 | bellard | s->ioredtbl[index] &= 0xffffffff;
|
1034 | d592d303 | bellard | s->ioredtbl[index] |= (uint64_t)val << 32;
|
1035 | d592d303 | bellard | } else {
|
1036 | d592d303 | bellard | s->ioredtbl[index] &= ~0xffffffffULL;
|
1037 | d592d303 | bellard | s->ioredtbl[index] |= val; |
1038 | d592d303 | bellard | } |
1039 | d592d303 | bellard | ioapic_service(s); |
1040 | d592d303 | bellard | } |
1041 | d592d303 | bellard | } |
1042 | d592d303 | bellard | } |
1043 | d592d303 | bellard | } |
1044 | d592d303 | bellard | |
1045 | d592d303 | bellard | static void ioapic_save(QEMUFile *f, void *opaque) |
1046 | d592d303 | bellard | { |
1047 | d592d303 | bellard | IOAPICState *s = opaque; |
1048 | d592d303 | bellard | int i;
|
1049 | d592d303 | bellard | |
1050 | d592d303 | bellard | qemu_put_8s(f, &s->id); |
1051 | d592d303 | bellard | qemu_put_8s(f, &s->ioregsel); |
1052 | d592d303 | bellard | for (i = 0; i < IOAPIC_NUM_PINS; i++) { |
1053 | d592d303 | bellard | qemu_put_be64s(f, &s->ioredtbl[i]); |
1054 | d592d303 | bellard | } |
1055 | d592d303 | bellard | } |
1056 | d592d303 | bellard | |
1057 | d592d303 | bellard | static int ioapic_load(QEMUFile *f, void *opaque, int version_id) |
1058 | d592d303 | bellard | { |
1059 | d592d303 | bellard | IOAPICState *s = opaque; |
1060 | d592d303 | bellard | int i;
|
1061 | d592d303 | bellard | |
1062 | d592d303 | bellard | if (version_id != 1) |
1063 | d592d303 | bellard | return -EINVAL;
|
1064 | d592d303 | bellard | |
1065 | d592d303 | bellard | qemu_get_8s(f, &s->id); |
1066 | d592d303 | bellard | qemu_get_8s(f, &s->ioregsel); |
1067 | d592d303 | bellard | for (i = 0; i < IOAPIC_NUM_PINS; i++) { |
1068 | d592d303 | bellard | qemu_get_be64s(f, &s->ioredtbl[i]); |
1069 | d592d303 | bellard | } |
1070 | 574bbf7b | bellard | return 0; |
1071 | 574bbf7b | bellard | } |
1072 | d592d303 | bellard | |
1073 | d592d303 | bellard | static void ioapic_reset(void *opaque) |
1074 | d592d303 | bellard | { |
1075 | d592d303 | bellard | IOAPICState *s = opaque; |
1076 | d592d303 | bellard | int i;
|
1077 | d592d303 | bellard | |
1078 | d592d303 | bellard | memset(s, 0, sizeof(*s)); |
1079 | d592d303 | bellard | for(i = 0; i < IOAPIC_NUM_PINS; i++) |
1080 | d592d303 | bellard | s->ioredtbl[i] = 1 << 16; /* mask LVT */ |
1081 | d592d303 | bellard | } |
1082 | d592d303 | bellard | |
1083 | d592d303 | bellard | static CPUReadMemoryFunc *ioapic_mem_read[3] = { |
1084 | d592d303 | bellard | ioapic_mem_readl, |
1085 | d592d303 | bellard | ioapic_mem_readl, |
1086 | d592d303 | bellard | ioapic_mem_readl, |
1087 | d592d303 | bellard | }; |
1088 | d592d303 | bellard | |
1089 | d592d303 | bellard | static CPUWriteMemoryFunc *ioapic_mem_write[3] = { |
1090 | d592d303 | bellard | ioapic_mem_writel, |
1091 | d592d303 | bellard | ioapic_mem_writel, |
1092 | d592d303 | bellard | ioapic_mem_writel, |
1093 | d592d303 | bellard | }; |
1094 | d592d303 | bellard | |
1095 | d592d303 | bellard | IOAPICState *ioapic_init(void)
|
1096 | d592d303 | bellard | { |
1097 | d592d303 | bellard | IOAPICState *s; |
1098 | d592d303 | bellard | int io_memory;
|
1099 | d592d303 | bellard | |
1100 | b1fc0348 | bellard | s = qemu_mallocz(sizeof(IOAPICState));
|
1101 | d592d303 | bellard | if (!s)
|
1102 | d592d303 | bellard | return NULL; |
1103 | d592d303 | bellard | ioapic_reset(s); |
1104 | d592d303 | bellard | s->id = last_apic_id++; |
1105 | d592d303 | bellard | |
1106 | 5fafdf24 | ths | io_memory = cpu_register_io_memory(0, ioapic_mem_read,
|
1107 | d592d303 | bellard | ioapic_mem_write, s); |
1108 | d592d303 | bellard | cpu_register_physical_memory(0xfec00000, 0x1000, io_memory); |
1109 | d592d303 | bellard | |
1110 | d592d303 | bellard | register_savevm("ioapic", 0, 1, ioapic_save, ioapic_load, s); |
1111 | d592d303 | bellard | qemu_register_reset(ioapic_reset, s); |
1112 | 3b46e624 | ths | |
1113 | d592d303 | bellard | return s;
|
1114 | d592d303 | bellard | } |