root / hw / pc.h @ ab7d9131
History | View | Annotate | Download (5.1 kB)
1 |
#ifndef HW_PC_H
|
---|---|
2 |
#define HW_PC_H
|
3 |
/* PC-style peripherals (also used by other machines). */
|
4 |
|
5 |
/* serial.c */
|
6 |
|
7 |
SerialState *serial_init(int base, qemu_irq irq, int baudbase, |
8 |
CharDriverState *chr); |
9 |
SerialState *serial_mm_init (target_phys_addr_t base, int it_shift,
|
10 |
qemu_irq irq, int baudbase,
|
11 |
CharDriverState *chr, int ioregister);
|
12 |
uint32_t serial_mm_readb (void *opaque, target_phys_addr_t addr);
|
13 |
void serial_mm_writeb (void *opaque, target_phys_addr_t addr, uint32_t value); |
14 |
uint32_t serial_mm_readw (void *opaque, target_phys_addr_t addr);
|
15 |
void serial_mm_writew (void *opaque, target_phys_addr_t addr, uint32_t value); |
16 |
uint32_t serial_mm_readl (void *opaque, target_phys_addr_t addr);
|
17 |
void serial_mm_writel (void *opaque, target_phys_addr_t addr, uint32_t value); |
18 |
|
19 |
/* parallel.c */
|
20 |
|
21 |
typedef struct ParallelState ParallelState; |
22 |
ParallelState *parallel_init(int base, qemu_irq irq, CharDriverState *chr);
|
23 |
ParallelState *parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, CharDriverState *chr);
|
24 |
|
25 |
/* i8259.c */
|
26 |
|
27 |
typedef struct PicState2 PicState2; |
28 |
extern PicState2 *isa_pic;
|
29 |
void pic_set_irq(int irq, int level); |
30 |
void pic_set_irq_new(void *opaque, int irq, int level); |
31 |
qemu_irq *i8259_init(qemu_irq parent_irq); |
32 |
void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
|
33 |
void *alt_irq_opaque);
|
34 |
int pic_read_irq(PicState2 *s);
|
35 |
void pic_update_irq(PicState2 *s);
|
36 |
uint32_t pic_intack_read(PicState2 *s); |
37 |
void pic_info(void); |
38 |
void irq_info(void); |
39 |
|
40 |
/* APIC */
|
41 |
typedef struct IOAPICState IOAPICState; |
42 |
|
43 |
#define APIC_LINT0 3 |
44 |
|
45 |
int apic_init(CPUState *env);
|
46 |
int apic_accept_pic_intr(CPUState *env);
|
47 |
void apic_local_deliver(CPUState *env, int vector); |
48 |
int apic_get_interrupt(CPUState *env);
|
49 |
IOAPICState *ioapic_init(void);
|
50 |
void ioapic_set_irq(void *opaque, int vector, int level); |
51 |
|
52 |
/* i8254.c */
|
53 |
|
54 |
#define PIT_FREQ 1193182 |
55 |
|
56 |
typedef struct PITState PITState; |
57 |
|
58 |
PITState *pit_init(int base, qemu_irq irq);
|
59 |
void pit_set_gate(PITState *pit, int channel, int val); |
60 |
int pit_get_gate(PITState *pit, int channel); |
61 |
int pit_get_initial_count(PITState *pit, int channel); |
62 |
int pit_get_mode(PITState *pit, int channel); |
63 |
int pit_get_out(PITState *pit, int channel, int64_t current_time); |
64 |
|
65 |
/* vmport.c */
|
66 |
void vmport_init(void); |
67 |
void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque); |
68 |
|
69 |
/* vmmouse.c */
|
70 |
void *vmmouse_init(void *m); |
71 |
|
72 |
/* pckbd.c */
|
73 |
|
74 |
void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base);
|
75 |
void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
|
76 |
target_phys_addr_t base, int it_shift);
|
77 |
|
78 |
/* mc146818rtc.c */
|
79 |
|
80 |
typedef struct RTCState RTCState; |
81 |
|
82 |
RTCState *rtc_init(int base, qemu_irq irq);
|
83 |
RTCState *rtc_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq);
|
84 |
void rtc_set_memory(RTCState *s, int addr, int val); |
85 |
void rtc_set_date(RTCState *s, const struct tm *tm); |
86 |
|
87 |
/* pc.c */
|
88 |
extern int fd_bootchk; |
89 |
|
90 |
void ioport_set_a20(int enable); |
91 |
int ioport_get_a20(void); |
92 |
|
93 |
/* acpi.c */
|
94 |
extern int acpi_enabled; |
95 |
i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
|
96 |
qemu_irq sci_irq); |
97 |
void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr);
|
98 |
void acpi_bios_init(void); |
99 |
|
100 |
/* pcspk.c */
|
101 |
void pcspk_init(PITState *);
|
102 |
int pcspk_audio_init(AudioState *, qemu_irq *pic);
|
103 |
|
104 |
/* piix_pci.c */
|
105 |
PCIBus *i440fx_init(PCIDevice **pi440fx_state, qemu_irq *pic); |
106 |
void i440fx_set_smm(PCIDevice *d, int val); |
107 |
int piix3_init(PCIBus *bus, int devfn); |
108 |
void i440fx_init_memory_mappings(PCIDevice *d);
|
109 |
|
110 |
int piix4_init(PCIBus *bus, int devfn); |
111 |
|
112 |
/* vga.c */
|
113 |
|
114 |
#ifndef TARGET_SPARC
|
115 |
#define VGA_RAM_SIZE (8192 * 1024) |
116 |
#else
|
117 |
#define VGA_RAM_SIZE (9 * 1024 * 1024) |
118 |
#endif
|
119 |
|
120 |
int isa_vga_init(DisplayState *ds, uint8_t *vga_ram_base,
|
121 |
unsigned long vga_ram_offset, int vga_ram_size); |
122 |
int pci_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
|
123 |
unsigned long vga_ram_offset, int vga_ram_size, |
124 |
unsigned long vga_bios_offset, int vga_bios_size); |
125 |
int isa_vga_mm_init(DisplayState *ds, uint8_t *vga_ram_base,
|
126 |
unsigned long vga_ram_offset, int vga_ram_size, |
127 |
target_phys_addr_t vram_base, target_phys_addr_t ctrl_base, |
128 |
int it_shift);
|
129 |
|
130 |
/* cirrus_vga.c */
|
131 |
void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
|
132 |
unsigned long vga_ram_offset, int vga_ram_size); |
133 |
void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base,
|
134 |
unsigned long vga_ram_offset, int vga_ram_size); |
135 |
|
136 |
/* ide.c */
|
137 |
void isa_ide_init(int iobase, int iobase2, qemu_irq irq, |
138 |
BlockDriverState *hd0, BlockDriverState *hd1); |
139 |
void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
|
140 |
int secondary_ide_enabled);
|
141 |
void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn, |
142 |
qemu_irq *pic); |
143 |
void pci_piix4_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn, |
144 |
qemu_irq *pic); |
145 |
|
146 |
/* ne2000.c */
|
147 |
|
148 |
void isa_ne2000_init(int base, qemu_irq irq, NICInfo *nd); |
149 |
|
150 |
#endif
|