root / hw / pcie_port.c @ afe3ef1d
History | View | Annotate | Download (3.6 kB)
1 | bc20ba98 | Isaku Yamahata | /*
|
---|---|---|---|
2 | bc20ba98 | Isaku Yamahata | * pcie_port.c
|
3 | bc20ba98 | Isaku Yamahata | *
|
4 | bc20ba98 | Isaku Yamahata | * Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp>
|
5 | bc20ba98 | Isaku Yamahata | * VA Linux Systems Japan K.K.
|
6 | bc20ba98 | Isaku Yamahata | *
|
7 | bc20ba98 | Isaku Yamahata | * This program is free software; you can redistribute it and/or modify
|
8 | bc20ba98 | Isaku Yamahata | * it under the terms of the GNU General Public License as published by
|
9 | bc20ba98 | Isaku Yamahata | * the Free Software Foundation; either version 2 of the License, or
|
10 | bc20ba98 | Isaku Yamahata | * (at your option) any later version.
|
11 | bc20ba98 | Isaku Yamahata | *
|
12 | bc20ba98 | Isaku Yamahata | * This program is distributed in the hope that it will be useful,
|
13 | bc20ba98 | Isaku Yamahata | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | bc20ba98 | Isaku Yamahata | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
15 | bc20ba98 | Isaku Yamahata | * GNU General Public License for more details.
|
16 | bc20ba98 | Isaku Yamahata | *
|
17 | bc20ba98 | Isaku Yamahata | * You should have received a copy of the GNU General Public License along
|
18 | bc20ba98 | Isaku Yamahata | * with this program; if not, see <http://www.gnu.org/licenses/>.
|
19 | bc20ba98 | Isaku Yamahata | */
|
20 | bc20ba98 | Isaku Yamahata | |
21 | bc20ba98 | Isaku Yamahata | #include "pcie_port.h" |
22 | bc20ba98 | Isaku Yamahata | |
23 | bc20ba98 | Isaku Yamahata | void pcie_port_init_reg(PCIDevice *d)
|
24 | bc20ba98 | Isaku Yamahata | { |
25 | bc20ba98 | Isaku Yamahata | /* Unlike pci bridge,
|
26 | bc20ba98 | Isaku Yamahata | 66MHz and fast back to back don't apply to pci express port. */
|
27 | bc20ba98 | Isaku Yamahata | pci_set_word(d->config + PCI_STATUS, 0);
|
28 | bc20ba98 | Isaku Yamahata | pci_set_word(d->config + PCI_SEC_STATUS, 0);
|
29 | bc20ba98 | Isaku Yamahata | |
30 | bba5ed77 | Isaku Yamahata | /* Unlike conventional pci bridge, some bits are hardwared to 0. */
|
31 | bba5ed77 | Isaku Yamahata | pci_set_word(d->wmask + PCI_BRIDGE_CONTROL, |
32 | bba5ed77 | Isaku Yamahata | PCI_BRIDGE_CTL_PARITY | |
33 | bba5ed77 | Isaku Yamahata | PCI_BRIDGE_CTL_ISA | |
34 | bba5ed77 | Isaku Yamahata | PCI_BRIDGE_CTL_VGA | |
35 | bba5ed77 | Isaku Yamahata | PCI_BRIDGE_CTL_SERR | |
36 | bba5ed77 | Isaku Yamahata | PCI_BRIDGE_CTL_BUS_RESET); |
37 | bba5ed77 | Isaku Yamahata | |
38 | bc20ba98 | Isaku Yamahata | /* 7.5.3.5 Prefetchable Memory Base Limit
|
39 | bc20ba98 | Isaku Yamahata | * The Prefetchable Memory Base and Prefetchable Memory Limit registers
|
40 | bc20ba98 | Isaku Yamahata | * must indicate that 64-bit addresses are supported, as defined in
|
41 | bc20ba98 | Isaku Yamahata | * PCI-to-PCI Bridge Architecture Specification, Revision 1.2.
|
42 | bc20ba98 | Isaku Yamahata | */
|
43 | bc20ba98 | Isaku Yamahata | pci_word_test_and_set_mask(d->config + PCI_PREF_MEMORY_BASE, |
44 | bc20ba98 | Isaku Yamahata | PCI_PREF_RANGE_TYPE_64); |
45 | bc20ba98 | Isaku Yamahata | pci_word_test_and_set_mask(d->config + PCI_PREF_MEMORY_LIMIT, |
46 | bc20ba98 | Isaku Yamahata | PCI_PREF_RANGE_TYPE_64); |
47 | bc20ba98 | Isaku Yamahata | } |
48 | bc20ba98 | Isaku Yamahata | |
49 | bc20ba98 | Isaku Yamahata | /**************************************************************************
|
50 | bc20ba98 | Isaku Yamahata | * (chassis number, pcie physical slot number) -> pcie slot conversion
|
51 | bc20ba98 | Isaku Yamahata | */
|
52 | bc20ba98 | Isaku Yamahata | struct PCIEChassis {
|
53 | bc20ba98 | Isaku Yamahata | uint8_t number; |
54 | bc20ba98 | Isaku Yamahata | |
55 | bc20ba98 | Isaku Yamahata | QLIST_HEAD(, PCIESlot) slots; |
56 | bc20ba98 | Isaku Yamahata | QLIST_ENTRY(PCIEChassis) next; |
57 | bc20ba98 | Isaku Yamahata | }; |
58 | bc20ba98 | Isaku Yamahata | |
59 | bc20ba98 | Isaku Yamahata | static QLIST_HEAD(, PCIEChassis) chassis = QLIST_HEAD_INITIALIZER(chassis);
|
60 | bc20ba98 | Isaku Yamahata | |
61 | bc20ba98 | Isaku Yamahata | static struct PCIEChassis *pcie_chassis_find(uint8_t chassis_number) |
62 | bc20ba98 | Isaku Yamahata | { |
63 | bc20ba98 | Isaku Yamahata | struct PCIEChassis *c;
|
64 | bc20ba98 | Isaku Yamahata | QLIST_FOREACH(c, &chassis, next) { |
65 | bc20ba98 | Isaku Yamahata | if (c->number == chassis_number) {
|
66 | bc20ba98 | Isaku Yamahata | break;
|
67 | bc20ba98 | Isaku Yamahata | } |
68 | bc20ba98 | Isaku Yamahata | } |
69 | bc20ba98 | Isaku Yamahata | return c;
|
70 | bc20ba98 | Isaku Yamahata | } |
71 | bc20ba98 | Isaku Yamahata | |
72 | bc20ba98 | Isaku Yamahata | void pcie_chassis_create(uint8_t chassis_number)
|
73 | bc20ba98 | Isaku Yamahata | { |
74 | bc20ba98 | Isaku Yamahata | struct PCIEChassis *c;
|
75 | bc20ba98 | Isaku Yamahata | c = pcie_chassis_find(chassis_number); |
76 | bc20ba98 | Isaku Yamahata | if (c) {
|
77 | bc20ba98 | Isaku Yamahata | return;
|
78 | bc20ba98 | Isaku Yamahata | } |
79 | bc20ba98 | Isaku Yamahata | c = qemu_mallocz(sizeof(*c));
|
80 | bc20ba98 | Isaku Yamahata | c->number = chassis_number; |
81 | bc20ba98 | Isaku Yamahata | QLIST_INIT(&c->slots); |
82 | bc20ba98 | Isaku Yamahata | QLIST_INSERT_HEAD(&chassis, c, next); |
83 | bc20ba98 | Isaku Yamahata | } |
84 | bc20ba98 | Isaku Yamahata | |
85 | bc20ba98 | Isaku Yamahata | static PCIESlot *pcie_chassis_find_slot_with_chassis(struct PCIEChassis *c, |
86 | bc20ba98 | Isaku Yamahata | uint8_t slot) |
87 | bc20ba98 | Isaku Yamahata | { |
88 | bc20ba98 | Isaku Yamahata | PCIESlot *s; |
89 | bc20ba98 | Isaku Yamahata | QLIST_FOREACH(s, &c->slots, next) { |
90 | bc20ba98 | Isaku Yamahata | if (s->slot == slot) {
|
91 | bc20ba98 | Isaku Yamahata | break;
|
92 | bc20ba98 | Isaku Yamahata | } |
93 | bc20ba98 | Isaku Yamahata | } |
94 | bc20ba98 | Isaku Yamahata | return s;
|
95 | bc20ba98 | Isaku Yamahata | } |
96 | bc20ba98 | Isaku Yamahata | |
97 | bc20ba98 | Isaku Yamahata | PCIESlot *pcie_chassis_find_slot(uint8_t chassis_number, uint16_t slot) |
98 | bc20ba98 | Isaku Yamahata | { |
99 | bc20ba98 | Isaku Yamahata | struct PCIEChassis *c;
|
100 | bc20ba98 | Isaku Yamahata | c = pcie_chassis_find(chassis_number); |
101 | bc20ba98 | Isaku Yamahata | if (!c) {
|
102 | bc20ba98 | Isaku Yamahata | return NULL; |
103 | bc20ba98 | Isaku Yamahata | } |
104 | bc20ba98 | Isaku Yamahata | return pcie_chassis_find_slot_with_chassis(c, slot);
|
105 | bc20ba98 | Isaku Yamahata | } |
106 | bc20ba98 | Isaku Yamahata | |
107 | bc20ba98 | Isaku Yamahata | int pcie_chassis_add_slot(struct PCIESlot *slot) |
108 | bc20ba98 | Isaku Yamahata | { |
109 | bc20ba98 | Isaku Yamahata | struct PCIEChassis *c;
|
110 | bc20ba98 | Isaku Yamahata | c = pcie_chassis_find(slot->chassis); |
111 | bc20ba98 | Isaku Yamahata | if (!c) {
|
112 | bc20ba98 | Isaku Yamahata | return -ENODEV;
|
113 | bc20ba98 | Isaku Yamahata | } |
114 | bc20ba98 | Isaku Yamahata | if (pcie_chassis_find_slot_with_chassis(c, slot->slot)) {
|
115 | bc20ba98 | Isaku Yamahata | return -EBUSY;
|
116 | bc20ba98 | Isaku Yamahata | } |
117 | bc20ba98 | Isaku Yamahata | QLIST_INSERT_HEAD(&c->slots, slot, next); |
118 | bc20ba98 | Isaku Yamahata | return 0; |
119 | bc20ba98 | Isaku Yamahata | } |
120 | bc20ba98 | Isaku Yamahata | |
121 | bc20ba98 | Isaku Yamahata | void pcie_chassis_del_slot(PCIESlot *s)
|
122 | bc20ba98 | Isaku Yamahata | { |
123 | bc20ba98 | Isaku Yamahata | QLIST_REMOVE(s, next); |
124 | bc20ba98 | Isaku Yamahata | } |