root / hw / omap_lcdc.c @ b068d6a7
History | View | Annotate | Download (13.5 kB)
1 | c3d2689d | balrog | /*
|
---|---|---|---|
2 | c3d2689d | balrog | * OMAP LCD controller.
|
3 | c3d2689d | balrog | *
|
4 | c3d2689d | balrog | * Copyright (C) 2006-2007 Andrzej Zaborowski <balrog@zabor.org>
|
5 | c3d2689d | balrog | *
|
6 | c3d2689d | balrog | * This program is free software; you can redistribute it and/or
|
7 | c3d2689d | balrog | * modify it under the terms of the GNU General Public License as
|
8 | c3d2689d | balrog | * published by the Free Software Foundation; either version 2 of
|
9 | c3d2689d | balrog | * the License, or (at your option) any later version.
|
10 | c3d2689d | balrog | *
|
11 | c3d2689d | balrog | * This program is distributed in the hope that it will be useful,
|
12 | c3d2689d | balrog | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | c3d2689d | balrog | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
14 | c3d2689d | balrog | * GNU General Public License for more details.
|
15 | c3d2689d | balrog | *
|
16 | c3d2689d | balrog | * You should have received a copy of the GNU General Public License
|
17 | c3d2689d | balrog | * along with this program; if not, write to the Free Software
|
18 | c3d2689d | balrog | * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
19 | c3d2689d | balrog | * MA 02111-1307 USA
|
20 | c3d2689d | balrog | */
|
21 | c3d2689d | balrog | #include "vl.h" |
22 | c3d2689d | balrog | |
23 | c3d2689d | balrog | struct omap_lcd_panel_s {
|
24 | c3d2689d | balrog | target_phys_addr_t base; |
25 | c3d2689d | balrog | qemu_irq irq; |
26 | c3d2689d | balrog | DisplayState *state; |
27 | c3d2689d | balrog | ram_addr_t imif_base; |
28 | c3d2689d | balrog | ram_addr_t emiff_base; |
29 | c3d2689d | balrog | |
30 | c3d2689d | balrog | int plm;
|
31 | c3d2689d | balrog | int tft;
|
32 | c3d2689d | balrog | int mono;
|
33 | c3d2689d | balrog | int enable;
|
34 | c3d2689d | balrog | int width;
|
35 | c3d2689d | balrog | int height;
|
36 | c3d2689d | balrog | int interrupts;
|
37 | c3d2689d | balrog | uint32_t timing[3];
|
38 | c3d2689d | balrog | uint32_t subpanel; |
39 | c3d2689d | balrog | uint32_t ctrl; |
40 | c3d2689d | balrog | |
41 | c3d2689d | balrog | struct omap_dma_lcd_channel_s *dma;
|
42 | c3d2689d | balrog | uint16_t palette[256];
|
43 | c3d2689d | balrog | int palette_done;
|
44 | c3d2689d | balrog | int frame_done;
|
45 | c3d2689d | balrog | int invalidate;
|
46 | c3d2689d | balrog | int sync_error;
|
47 | c3d2689d | balrog | }; |
48 | c3d2689d | balrog | |
49 | c3d2689d | balrog | static void omap_lcd_interrupts(struct omap_lcd_panel_s *s) |
50 | c3d2689d | balrog | { |
51 | c3d2689d | balrog | if (s->frame_done && (s->interrupts & 1)) { |
52 | c3d2689d | balrog | qemu_irq_raise(s->irq); |
53 | c3d2689d | balrog | return;
|
54 | c3d2689d | balrog | } |
55 | c3d2689d | balrog | |
56 | c3d2689d | balrog | if (s->palette_done && (s->interrupts & 2)) { |
57 | c3d2689d | balrog | qemu_irq_raise(s->irq); |
58 | c3d2689d | balrog | return;
|
59 | c3d2689d | balrog | } |
60 | c3d2689d | balrog | |
61 | c3d2689d | balrog | if (s->sync_error) {
|
62 | c3d2689d | balrog | qemu_irq_raise(s->irq); |
63 | c3d2689d | balrog | return;
|
64 | c3d2689d | balrog | } |
65 | c3d2689d | balrog | |
66 | c3d2689d | balrog | qemu_irq_lower(s->irq); |
67 | c3d2689d | balrog | } |
68 | c3d2689d | balrog | |
69 | c3d2689d | balrog | #include "pixel_ops.h" |
70 | c3d2689d | balrog | |
71 | c3d2689d | balrog | typedef void draw_line_func( |
72 | c3d2689d | balrog | uint8_t *d, const uint8_t *s, int width, const uint16_t *pal); |
73 | c3d2689d | balrog | |
74 | c3d2689d | balrog | #define DEPTH 8 |
75 | c3d2689d | balrog | #include "omap_lcd_template.h" |
76 | c3d2689d | balrog | #define DEPTH 15 |
77 | c3d2689d | balrog | #include "omap_lcd_template.h" |
78 | c3d2689d | balrog | #define DEPTH 16 |
79 | c3d2689d | balrog | #include "omap_lcd_template.h" |
80 | c3d2689d | balrog | #define DEPTH 32 |
81 | c3d2689d | balrog | #include "omap_lcd_template.h" |
82 | c3d2689d | balrog | |
83 | c3d2689d | balrog | static draw_line_func *draw_line_table2[33] = { |
84 | c3d2689d | balrog | [0 ... 32] = 0, |
85 | c3d2689d | balrog | [8] = draw_line2_8,
|
86 | c3d2689d | balrog | [15] = draw_line2_15,
|
87 | c3d2689d | balrog | [16] = draw_line2_16,
|
88 | c3d2689d | balrog | [32] = draw_line2_32,
|
89 | c3d2689d | balrog | }, *draw_line_table4[33] = {
|
90 | c3d2689d | balrog | [0 ... 32] = 0, |
91 | c3d2689d | balrog | [8] = draw_line4_8,
|
92 | c3d2689d | balrog | [15] = draw_line4_15,
|
93 | c3d2689d | balrog | [16] = draw_line4_16,
|
94 | c3d2689d | balrog | [32] = draw_line4_32,
|
95 | c3d2689d | balrog | }, *draw_line_table8[33] = {
|
96 | c3d2689d | balrog | [0 ... 32] = 0, |
97 | c3d2689d | balrog | [8] = draw_line8_8,
|
98 | c3d2689d | balrog | [15] = draw_line8_15,
|
99 | c3d2689d | balrog | [16] = draw_line8_16,
|
100 | c3d2689d | balrog | [32] = draw_line8_32,
|
101 | c3d2689d | balrog | }, *draw_line_table12[33] = {
|
102 | c3d2689d | balrog | [0 ... 32] = 0, |
103 | c3d2689d | balrog | [8] = draw_line12_8,
|
104 | c3d2689d | balrog | [15] = draw_line12_15,
|
105 | c3d2689d | balrog | [16] = draw_line12_16,
|
106 | c3d2689d | balrog | [32] = draw_line12_32,
|
107 | c3d2689d | balrog | }, *draw_line_table16[33] = {
|
108 | c3d2689d | balrog | [0 ... 32] = 0, |
109 | c3d2689d | balrog | [8] = draw_line16_8,
|
110 | c3d2689d | balrog | [15] = draw_line16_15,
|
111 | c3d2689d | balrog | [16] = draw_line16_16,
|
112 | c3d2689d | balrog | [32] = draw_line16_32,
|
113 | c3d2689d | balrog | }; |
114 | c3d2689d | balrog | |
115 | c3d2689d | balrog | void omap_update_display(void *opaque) |
116 | c3d2689d | balrog | { |
117 | c3d2689d | balrog | struct omap_lcd_panel_s *omap_lcd = (struct omap_lcd_panel_s *) opaque; |
118 | c3d2689d | balrog | draw_line_func *draw_line; |
119 | c3d2689d | balrog | int size, dirty[2], minline, maxline, height; |
120 | c3d2689d | balrog | int line, width, linesize, step, bpp, frame_offset;
|
121 | c3d2689d | balrog | ram_addr_t frame_base, scanline, newline, x; |
122 | c3d2689d | balrog | uint8_t *s, *d; |
123 | c3d2689d | balrog | |
124 | c3d2689d | balrog | if (!omap_lcd || omap_lcd->plm == 1 || |
125 | c3d2689d | balrog | !omap_lcd->enable || !omap_lcd->state->depth) |
126 | c3d2689d | balrog | return;
|
127 | c3d2689d | balrog | |
128 | c3d2689d | balrog | frame_offset = 0;
|
129 | c3d2689d | balrog | if (omap_lcd->plm != 2) { |
130 | c3d2689d | balrog | memcpy(omap_lcd->palette, phys_ram_base + |
131 | c3d2689d | balrog | omap_lcd->dma->phys_framebuffer[ |
132 | c3d2689d | balrog | omap_lcd->dma->current_frame], 0x200);
|
133 | c3d2689d | balrog | switch (omap_lcd->palette[0] >> 12 & 7) { |
134 | c3d2689d | balrog | case 3 ... 7: |
135 | c3d2689d | balrog | frame_offset += 0x200;
|
136 | c3d2689d | balrog | break;
|
137 | c3d2689d | balrog | default:
|
138 | c3d2689d | balrog | frame_offset += 0x20;
|
139 | c3d2689d | balrog | } |
140 | c3d2689d | balrog | } |
141 | c3d2689d | balrog | |
142 | c3d2689d | balrog | /* Colour depth */
|
143 | c3d2689d | balrog | switch ((omap_lcd->palette[0] >> 12) & 7) { |
144 | c3d2689d | balrog | case 1: |
145 | c3d2689d | balrog | draw_line = draw_line_table2[omap_lcd->state->depth]; |
146 | c3d2689d | balrog | bpp = 2;
|
147 | c3d2689d | balrog | break;
|
148 | c3d2689d | balrog | |
149 | c3d2689d | balrog | case 2: |
150 | c3d2689d | balrog | draw_line = draw_line_table4[omap_lcd->state->depth]; |
151 | c3d2689d | balrog | bpp = 4;
|
152 | c3d2689d | balrog | break;
|
153 | c3d2689d | balrog | |
154 | c3d2689d | balrog | case 3: |
155 | c3d2689d | balrog | draw_line = draw_line_table8[omap_lcd->state->depth]; |
156 | c3d2689d | balrog | bpp = 8;
|
157 | c3d2689d | balrog | break;
|
158 | c3d2689d | balrog | |
159 | c3d2689d | balrog | case 4 ... 7: |
160 | c3d2689d | balrog | if (!omap_lcd->tft)
|
161 | c3d2689d | balrog | draw_line = draw_line_table12[omap_lcd->state->depth]; |
162 | c3d2689d | balrog | else
|
163 | c3d2689d | balrog | draw_line = draw_line_table16[omap_lcd->state->depth]; |
164 | c3d2689d | balrog | bpp = 16;
|
165 | c3d2689d | balrog | break;
|
166 | c3d2689d | balrog | |
167 | c3d2689d | balrog | default:
|
168 | c3d2689d | balrog | /* Unsupported at the moment. */
|
169 | c3d2689d | balrog | return;
|
170 | c3d2689d | balrog | } |
171 | c3d2689d | balrog | |
172 | c3d2689d | balrog | /* Resolution */
|
173 | c3d2689d | balrog | width = omap_lcd->width; |
174 | c3d2689d | balrog | if (width != omap_lcd->state->width ||
|
175 | c3d2689d | balrog | omap_lcd->height != omap_lcd->state->height) { |
176 | c3d2689d | balrog | dpy_resize(omap_lcd->state, |
177 | c3d2689d | balrog | omap_lcd->width, omap_lcd->height); |
178 | c3d2689d | balrog | omap_lcd->invalidate = 1;
|
179 | c3d2689d | balrog | } |
180 | c3d2689d | balrog | |
181 | c3d2689d | balrog | if (omap_lcd->dma->current_frame == 0) |
182 | c3d2689d | balrog | size = omap_lcd->dma->src_f1_bottom - omap_lcd->dma->src_f1_top; |
183 | c3d2689d | balrog | else
|
184 | c3d2689d | balrog | size = omap_lcd->dma->src_f2_bottom - omap_lcd->dma->src_f2_top; |
185 | c3d2689d | balrog | |
186 | c3d2689d | balrog | if (frame_offset + ((width * omap_lcd->height * bpp) >> 3) > size + 2) { |
187 | c3d2689d | balrog | omap_lcd->sync_error = 1;
|
188 | c3d2689d | balrog | omap_lcd_interrupts(omap_lcd); |
189 | c3d2689d | balrog | omap_lcd->enable = 0;
|
190 | c3d2689d | balrog | return;
|
191 | c3d2689d | balrog | } |
192 | c3d2689d | balrog | |
193 | c3d2689d | balrog | /* Content */
|
194 | c3d2689d | balrog | frame_base = omap_lcd->dma->phys_framebuffer[ |
195 | c3d2689d | balrog | omap_lcd->dma->current_frame] + frame_offset; |
196 | c3d2689d | balrog | omap_lcd->dma->condition |= 1 << omap_lcd->dma->current_frame;
|
197 | c3d2689d | balrog | if (omap_lcd->dma->interrupts & 1) |
198 | c3d2689d | balrog | qemu_irq_raise(omap_lcd->dma->irq); |
199 | c3d2689d | balrog | if (omap_lcd->dma->dual)
|
200 | c3d2689d | balrog | omap_lcd->dma->current_frame ^= 1;
|
201 | c3d2689d | balrog | |
202 | c3d2689d | balrog | if (!omap_lcd->state->depth)
|
203 | c3d2689d | balrog | return;
|
204 | c3d2689d | balrog | |
205 | c3d2689d | balrog | line = 0;
|
206 | c3d2689d | balrog | height = omap_lcd->height; |
207 | c3d2689d | balrog | if (omap_lcd->subpanel & (1 << 31)) { |
208 | c3d2689d | balrog | if (omap_lcd->subpanel & (1 << 29)) |
209 | c3d2689d | balrog | line = (omap_lcd->subpanel >> 16) & 0x3ff; |
210 | c3d2689d | balrog | else
|
211 | c3d2689d | balrog | height = (omap_lcd->subpanel >> 16) & 0x3ff; |
212 | c3d2689d | balrog | /* TODO: fill the rest of the panel with DPD */
|
213 | c3d2689d | balrog | } |
214 | c3d2689d | balrog | step = width * bpp >> 3;
|
215 | c3d2689d | balrog | scanline = frame_base + step * line; |
216 | c3d2689d | balrog | s = (uint8_t *) (phys_ram_base + scanline); |
217 | c3d2689d | balrog | d = omap_lcd->state->data; |
218 | c3d2689d | balrog | linesize = omap_lcd->state->linesize; |
219 | c3d2689d | balrog | |
220 | c3d2689d | balrog | dirty[0] = dirty[1] = |
221 | c3d2689d | balrog | cpu_physical_memory_get_dirty(scanline, VGA_DIRTY_FLAG); |
222 | c3d2689d | balrog | minline = height; |
223 | c3d2689d | balrog | maxline = line; |
224 | c3d2689d | balrog | for (; line < height; line ++) {
|
225 | c3d2689d | balrog | newline = scanline + step; |
226 | c3d2689d | balrog | for (x = scanline + TARGET_PAGE_SIZE; x < newline;
|
227 | c3d2689d | balrog | x += TARGET_PAGE_SIZE) { |
228 | c3d2689d | balrog | dirty[1] = cpu_physical_memory_get_dirty(x, VGA_DIRTY_FLAG);
|
229 | c3d2689d | balrog | dirty[0] |= dirty[1]; |
230 | c3d2689d | balrog | } |
231 | c3d2689d | balrog | if (dirty[0] || omap_lcd->invalidate) { |
232 | c3d2689d | balrog | draw_line(d, s, width, omap_lcd->palette); |
233 | c3d2689d | balrog | if (line < minline)
|
234 | c3d2689d | balrog | minline = line; |
235 | c3d2689d | balrog | maxline = line + 1;
|
236 | c3d2689d | balrog | } |
237 | c3d2689d | balrog | scanline = newline; |
238 | c3d2689d | balrog | dirty[0] = dirty[1]; |
239 | c3d2689d | balrog | s += step; |
240 | c3d2689d | balrog | d += linesize; |
241 | c3d2689d | balrog | } |
242 | c3d2689d | balrog | |
243 | c3d2689d | balrog | if (maxline >= minline) {
|
244 | c3d2689d | balrog | dpy_update(omap_lcd->state, 0, minline, width, maxline);
|
245 | c3d2689d | balrog | cpu_physical_memory_reset_dirty(frame_base + step * minline, |
246 | c3d2689d | balrog | frame_base + step * maxline, VGA_DIRTY_FLAG); |
247 | c3d2689d | balrog | } |
248 | c3d2689d | balrog | } |
249 | c3d2689d | balrog | |
250 | c3d2689d | balrog | static int ppm_save(const char *filename, uint8_t *data, |
251 | c3d2689d | balrog | int w, int h, int linesize) |
252 | c3d2689d | balrog | { |
253 | c3d2689d | balrog | FILE *f; |
254 | c3d2689d | balrog | uint8_t *d, *d1; |
255 | c3d2689d | balrog | unsigned int v; |
256 | c3d2689d | balrog | int y, x, bpp;
|
257 | c3d2689d | balrog | |
258 | c3d2689d | balrog | f = fopen(filename, "wb");
|
259 | c3d2689d | balrog | if (!f)
|
260 | c3d2689d | balrog | return -1; |
261 | c3d2689d | balrog | fprintf(f, "P6\n%d %d\n%d\n", w, h, 255); |
262 | c3d2689d | balrog | d1 = data; |
263 | c3d2689d | balrog | bpp = linesize / w; |
264 | c3d2689d | balrog | for (y = 0; y < h; y ++) { |
265 | c3d2689d | balrog | d = d1; |
266 | c3d2689d | balrog | for (x = 0; x < w; x ++) { |
267 | c3d2689d | balrog | v = *(uint32_t *) d; |
268 | c3d2689d | balrog | switch (bpp) {
|
269 | c3d2689d | balrog | case 2: |
270 | c3d2689d | balrog | fputc((v >> 8) & 0xf8, f); |
271 | c3d2689d | balrog | fputc((v >> 3) & 0xfc, f); |
272 | c3d2689d | balrog | fputc((v << 3) & 0xf8, f); |
273 | c3d2689d | balrog | break;
|
274 | c3d2689d | balrog | case 3: |
275 | c3d2689d | balrog | case 4: |
276 | c3d2689d | balrog | default:
|
277 | c3d2689d | balrog | fputc((v >> 16) & 0xff, f); |
278 | c3d2689d | balrog | fputc((v >> 8) & 0xff, f); |
279 | c3d2689d | balrog | fputc((v) & 0xff, f);
|
280 | c3d2689d | balrog | break;
|
281 | c3d2689d | balrog | } |
282 | c3d2689d | balrog | d += bpp; |
283 | c3d2689d | balrog | } |
284 | c3d2689d | balrog | d1 += linesize; |
285 | c3d2689d | balrog | } |
286 | c3d2689d | balrog | fclose(f); |
287 | c3d2689d | balrog | return 0; |
288 | c3d2689d | balrog | } |
289 | c3d2689d | balrog | |
290 | c3d2689d | balrog | void omap_screen_dump(void *opaque, const char *filename) { |
291 | c3d2689d | balrog | struct omap_lcd_panel_s *omap_lcd = opaque;
|
292 | c3d2689d | balrog | omap_update_display(opaque); |
293 | c3d2689d | balrog | if (omap_lcd && omap_lcd->state->data)
|
294 | c3d2689d | balrog | ppm_save(filename, omap_lcd->state->data, |
295 | c3d2689d | balrog | omap_lcd->width, omap_lcd->height, |
296 | c3d2689d | balrog | omap_lcd->state->linesize); |
297 | c3d2689d | balrog | } |
298 | c3d2689d | balrog | |
299 | c3d2689d | balrog | void omap_invalidate_display(void *opaque) { |
300 | c3d2689d | balrog | struct omap_lcd_panel_s *omap_lcd = opaque;
|
301 | c3d2689d | balrog | omap_lcd->invalidate = 1;
|
302 | c3d2689d | balrog | } |
303 | c3d2689d | balrog | |
304 | c3d2689d | balrog | void omap_lcd_update(struct omap_lcd_panel_s *s) { |
305 | c3d2689d | balrog | if (!s->enable) {
|
306 | c3d2689d | balrog | s->dma->current_frame = -1;
|
307 | c3d2689d | balrog | s->sync_error = 0;
|
308 | c3d2689d | balrog | if (s->plm != 1) |
309 | c3d2689d | balrog | s->frame_done = 1;
|
310 | c3d2689d | balrog | omap_lcd_interrupts(s); |
311 | c3d2689d | balrog | return;
|
312 | c3d2689d | balrog | } |
313 | c3d2689d | balrog | |
314 | c3d2689d | balrog | if (s->dma->current_frame == -1) { |
315 | c3d2689d | balrog | s->frame_done = 0;
|
316 | c3d2689d | balrog | s->palette_done = 0;
|
317 | c3d2689d | balrog | s->dma->current_frame = 0;
|
318 | c3d2689d | balrog | } |
319 | c3d2689d | balrog | |
320 | c3d2689d | balrog | if (!s->dma->mpu->port[s->dma->src].addr_valid(s->dma->mpu,
|
321 | c3d2689d | balrog | s->dma->src_f1_top) || |
322 | c3d2689d | balrog | !s->dma->mpu->port[ |
323 | c3d2689d | balrog | s->dma->src].addr_valid(s->dma->mpu, |
324 | c3d2689d | balrog | s->dma->src_f1_bottom) || |
325 | c3d2689d | balrog | (s->dma->dual && |
326 | c3d2689d | balrog | (!s->dma->mpu->port[ |
327 | c3d2689d | balrog | s->dma->src].addr_valid(s->dma->mpu, |
328 | c3d2689d | balrog | s->dma->src_f2_top) || |
329 | c3d2689d | balrog | !s->dma->mpu->port[ |
330 | c3d2689d | balrog | s->dma->src].addr_valid(s->dma->mpu, |
331 | c3d2689d | balrog | s->dma->src_f2_bottom)))) { |
332 | c3d2689d | balrog | s->dma->condition |= 1 << 2; |
333 | c3d2689d | balrog | if (s->dma->interrupts & (1 << 1)) |
334 | c3d2689d | balrog | qemu_irq_raise(s->dma->irq); |
335 | c3d2689d | balrog | s->enable = 0;
|
336 | c3d2689d | balrog | return;
|
337 | c3d2689d | balrog | } |
338 | c3d2689d | balrog | |
339 | c3d2689d | balrog | if (s->dma->src == imif) {
|
340 | c3d2689d | balrog | /* Framebuffers are in SRAM */
|
341 | c3d2689d | balrog | s->dma->phys_framebuffer[0] = s->imif_base +
|
342 | c3d2689d | balrog | s->dma->src_f1_top - OMAP_IMIF_BASE; |
343 | c3d2689d | balrog | |
344 | c3d2689d | balrog | s->dma->phys_framebuffer[1] = s->imif_base +
|
345 | c3d2689d | balrog | s->dma->src_f2_top - OMAP_IMIF_BASE; |
346 | c3d2689d | balrog | } else {
|
347 | c3d2689d | balrog | /* Framebuffers are in RAM */
|
348 | c3d2689d | balrog | s->dma->phys_framebuffer[0] = s->emiff_base +
|
349 | c3d2689d | balrog | s->dma->src_f1_top - OMAP_EMIFF_BASE; |
350 | c3d2689d | balrog | |
351 | c3d2689d | balrog | s->dma->phys_framebuffer[1] = s->emiff_base +
|
352 | c3d2689d | balrog | s->dma->src_f2_top - OMAP_EMIFF_BASE; |
353 | c3d2689d | balrog | } |
354 | c3d2689d | balrog | |
355 | c3d2689d | balrog | if (s->plm != 2 && !s->palette_done) { |
356 | c3d2689d | balrog | memcpy(s->palette, phys_ram_base + |
357 | c3d2689d | balrog | s->dma->phys_framebuffer[s->dma->current_frame], 0x200);
|
358 | c3d2689d | balrog | s->palette_done = 1;
|
359 | c3d2689d | balrog | omap_lcd_interrupts(s); |
360 | c3d2689d | balrog | } |
361 | c3d2689d | balrog | } |
362 | c3d2689d | balrog | |
363 | c3d2689d | balrog | static uint32_t omap_lcdc_read(void *opaque, target_phys_addr_t addr) |
364 | c3d2689d | balrog | { |
365 | c3d2689d | balrog | struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) opaque; |
366 | c3d2689d | balrog | int offset = addr - s->base;
|
367 | c3d2689d | balrog | |
368 | c3d2689d | balrog | switch (offset) {
|
369 | c3d2689d | balrog | case 0x00: /* LCD_CONTROL */ |
370 | c3d2689d | balrog | return (s->tft << 23) | (s->plm << 20) | |
371 | c3d2689d | balrog | (s->tft << 7) | (s->interrupts << 3) | |
372 | c3d2689d | balrog | (s->mono << 1) | s->enable | s->ctrl | 0xfe000c34; |
373 | c3d2689d | balrog | |
374 | c3d2689d | balrog | case 0x04: /* LCD_TIMING0 */ |
375 | c3d2689d | balrog | return (s->timing[0] << 10) | (s->width - 1) | 0x0000000f; |
376 | c3d2689d | balrog | |
377 | c3d2689d | balrog | case 0x08: /* LCD_TIMING1 */ |
378 | c3d2689d | balrog | return (s->timing[1] << 10) | (s->height - 1); |
379 | c3d2689d | balrog | |
380 | c3d2689d | balrog | case 0x0c: /* LCD_TIMING2 */ |
381 | c3d2689d | balrog | return s->timing[2] | 0xfc000000; |
382 | c3d2689d | balrog | |
383 | c3d2689d | balrog | case 0x10: /* LCD_STATUS */ |
384 | c3d2689d | balrog | return (s->palette_done << 6) | (s->sync_error << 2) | s->frame_done; |
385 | c3d2689d | balrog | |
386 | c3d2689d | balrog | case 0x14: /* LCD_SUBPANEL */ |
387 | c3d2689d | balrog | return s->subpanel;
|
388 | c3d2689d | balrog | |
389 | c3d2689d | balrog | default:
|
390 | c3d2689d | balrog | break;
|
391 | c3d2689d | balrog | } |
392 | c3d2689d | balrog | OMAP_BAD_REG(addr); |
393 | c3d2689d | balrog | return 0; |
394 | c3d2689d | balrog | } |
395 | c3d2689d | balrog | |
396 | c3d2689d | balrog | static void omap_lcdc_write(void *opaque, target_phys_addr_t addr, |
397 | c3d2689d | balrog | uint32_t value) |
398 | c3d2689d | balrog | { |
399 | c3d2689d | balrog | struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) opaque; |
400 | c3d2689d | balrog | int offset = addr - s->base;
|
401 | c3d2689d | balrog | |
402 | c3d2689d | balrog | switch (offset) {
|
403 | c3d2689d | balrog | case 0x00: /* LCD_CONTROL */ |
404 | c3d2689d | balrog | s->plm = (value >> 20) & 3; |
405 | c3d2689d | balrog | s->tft = (value >> 7) & 1; |
406 | c3d2689d | balrog | s->interrupts = (value >> 3) & 3; |
407 | c3d2689d | balrog | s->mono = (value >> 1) & 1; |
408 | c3d2689d | balrog | s->ctrl = value & 0x01cff300;
|
409 | c3d2689d | balrog | if (s->enable != (value & 1)) { |
410 | c3d2689d | balrog | s->enable = value & 1;
|
411 | c3d2689d | balrog | omap_lcd_update(s); |
412 | c3d2689d | balrog | } |
413 | c3d2689d | balrog | break;
|
414 | c3d2689d | balrog | |
415 | c3d2689d | balrog | case 0x04: /* LCD_TIMING0 */ |
416 | c3d2689d | balrog | s->timing[0] = value >> 10; |
417 | c3d2689d | balrog | s->width = (value & 0x3ff) + 1; |
418 | c3d2689d | balrog | break;
|
419 | c3d2689d | balrog | |
420 | c3d2689d | balrog | case 0x08: /* LCD_TIMING1 */ |
421 | c3d2689d | balrog | s->timing[1] = value >> 10; |
422 | c3d2689d | balrog | s->height = (value & 0x3ff) + 1; |
423 | c3d2689d | balrog | break;
|
424 | c3d2689d | balrog | |
425 | c3d2689d | balrog | case 0x0c: /* LCD_TIMING2 */ |
426 | c3d2689d | balrog | s->timing[2] = value;
|
427 | c3d2689d | balrog | break;
|
428 | c3d2689d | balrog | |
429 | c3d2689d | balrog | case 0x10: /* LCD_STATUS */ |
430 | c3d2689d | balrog | break;
|
431 | c3d2689d | balrog | |
432 | c3d2689d | balrog | case 0x14: /* LCD_SUBPANEL */ |
433 | c3d2689d | balrog | s->subpanel = value & 0xa1ffffff;
|
434 | c3d2689d | balrog | break;
|
435 | c3d2689d | balrog | |
436 | c3d2689d | balrog | default:
|
437 | c3d2689d | balrog | OMAP_BAD_REG(addr); |
438 | c3d2689d | balrog | } |
439 | c3d2689d | balrog | } |
440 | c3d2689d | balrog | |
441 | c3d2689d | balrog | static CPUReadMemoryFunc *omap_lcdc_readfn[] = {
|
442 | c3d2689d | balrog | omap_lcdc_read, |
443 | c3d2689d | balrog | omap_lcdc_read, |
444 | c3d2689d | balrog | omap_lcdc_read, |
445 | c3d2689d | balrog | }; |
446 | c3d2689d | balrog | |
447 | c3d2689d | balrog | static CPUWriteMemoryFunc *omap_lcdc_writefn[] = {
|
448 | c3d2689d | balrog | omap_lcdc_write, |
449 | c3d2689d | balrog | omap_lcdc_write, |
450 | c3d2689d | balrog | omap_lcdc_write, |
451 | c3d2689d | balrog | }; |
452 | c3d2689d | balrog | |
453 | c3d2689d | balrog | void omap_lcdc_reset(struct omap_lcd_panel_s *s) |
454 | c3d2689d | balrog | { |
455 | c3d2689d | balrog | s->dma->current_frame = -1;
|
456 | c3d2689d | balrog | s->plm = 0;
|
457 | c3d2689d | balrog | s->tft = 0;
|
458 | c3d2689d | balrog | s->mono = 0;
|
459 | c3d2689d | balrog | s->enable = 0;
|
460 | c3d2689d | balrog | s->width = 0;
|
461 | c3d2689d | balrog | s->height = 0;
|
462 | c3d2689d | balrog | s->interrupts = 0;
|
463 | c3d2689d | balrog | s->timing[0] = 0; |
464 | c3d2689d | balrog | s->timing[1] = 0; |
465 | c3d2689d | balrog | s->timing[2] = 0; |
466 | c3d2689d | balrog | s->subpanel = 0;
|
467 | c3d2689d | balrog | s->palette_done = 0;
|
468 | c3d2689d | balrog | s->frame_done = 0;
|
469 | c3d2689d | balrog | s->sync_error = 0;
|
470 | c3d2689d | balrog | s->invalidate = 1;
|
471 | c3d2689d | balrog | s->subpanel = 0;
|
472 | c3d2689d | balrog | s->ctrl = 0;
|
473 | c3d2689d | balrog | } |
474 | c3d2689d | balrog | |
475 | c3d2689d | balrog | struct omap_lcd_panel_s *omap_lcdc_init(target_phys_addr_t base, qemu_irq irq,
|
476 | c3d2689d | balrog | struct omap_dma_lcd_channel_s *dma, DisplayState *ds,
|
477 | c3d2689d | balrog | ram_addr_t imif_base, ram_addr_t emiff_base, omap_clk clk) |
478 | c3d2689d | balrog | { |
479 | c3d2689d | balrog | int iomemtype;
|
480 | c3d2689d | balrog | struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) |
481 | c3d2689d | balrog | qemu_mallocz(sizeof(struct omap_lcd_panel_s)); |
482 | c3d2689d | balrog | |
483 | c3d2689d | balrog | s->irq = irq; |
484 | c3d2689d | balrog | s->dma = dma; |
485 | c3d2689d | balrog | s->base = base; |
486 | c3d2689d | balrog | s->state = ds; |
487 | c3d2689d | balrog | s->imif_base = imif_base; |
488 | c3d2689d | balrog | s->emiff_base = emiff_base; |
489 | c3d2689d | balrog | omap_lcdc_reset(s); |
490 | c3d2689d | balrog | |
491 | c3d2689d | balrog | iomemtype = cpu_register_io_memory(0, omap_lcdc_readfn,
|
492 | c3d2689d | balrog | omap_lcdc_writefn, s); |
493 | c3d2689d | balrog | cpu_register_physical_memory(s->base, 0x100, iomemtype);
|
494 | c3d2689d | balrog | |
495 | c3d2689d | balrog | graphic_console_init(ds, omap_update_display, |
496 | c3d2689d | balrog | omap_invalidate_display, omap_screen_dump, s); |
497 | c3d2689d | balrog | |
498 | c3d2689d | balrog | return s;
|
499 | c3d2689d | balrog | } |