root / target-i386 / cpu.h @ b0a46a33
History | View | Annotate | Download (25.6 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * i386 virtual CPU header
|
3 | 5fafdf24 | ths | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 2c0262af | bellard | * License along with this library; if not, write to the Free Software
|
18 | fad6cb1a | aurel32 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA 02110-1301 USA
|
19 | 2c0262af | bellard | */
|
20 | 2c0262af | bellard | #ifndef CPU_I386_H
|
21 | 2c0262af | bellard | #define CPU_I386_H
|
22 | 2c0262af | bellard | |
23 | 14ce26e7 | bellard | #include "config.h" |
24 | 14ce26e7 | bellard | |
25 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
26 | 14ce26e7 | bellard | #define TARGET_LONG_BITS 64 |
27 | 14ce26e7 | bellard | #else
|
28 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
29 | 14ce26e7 | bellard | #endif
|
30 | 3cf1e035 | bellard | |
31 | d720b93d | bellard | /* target supports implicit self modifying code */
|
32 | d720b93d | bellard | #define TARGET_HAS_SMC
|
33 | d720b93d | bellard | /* support for self modifying code even if the modified instruction is
|
34 | d720b93d | bellard | close to the modifying instruction */
|
35 | d720b93d | bellard | #define TARGET_HAS_PRECISE_SMC
|
36 | d720b93d | bellard | |
37 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
38 | 1fddef4b | bellard | |
39 | 9042c0e2 | ths | #ifdef TARGET_X86_64
|
40 | 9042c0e2 | ths | #define ELF_MACHINE EM_X86_64
|
41 | 9042c0e2 | ths | #else
|
42 | 9042c0e2 | ths | #define ELF_MACHINE EM_386
|
43 | 9042c0e2 | ths | #endif
|
44 | 9042c0e2 | ths | |
45 | c2764719 | pbrook | #define CPUState struct CPUX86State |
46 | c2764719 | pbrook | |
47 | 2c0262af | bellard | #include "cpu-defs.h" |
48 | 2c0262af | bellard | |
49 | 7a0e1f41 | bellard | #include "softfloat.h" |
50 | 7a0e1f41 | bellard | |
51 | 2c0262af | bellard | #define R_EAX 0 |
52 | 2c0262af | bellard | #define R_ECX 1 |
53 | 2c0262af | bellard | #define R_EDX 2 |
54 | 2c0262af | bellard | #define R_EBX 3 |
55 | 2c0262af | bellard | #define R_ESP 4 |
56 | 2c0262af | bellard | #define R_EBP 5 |
57 | 2c0262af | bellard | #define R_ESI 6 |
58 | 2c0262af | bellard | #define R_EDI 7 |
59 | 2c0262af | bellard | |
60 | 2c0262af | bellard | #define R_AL 0 |
61 | 2c0262af | bellard | #define R_CL 1 |
62 | 2c0262af | bellard | #define R_DL 2 |
63 | 2c0262af | bellard | #define R_BL 3 |
64 | 2c0262af | bellard | #define R_AH 4 |
65 | 2c0262af | bellard | #define R_CH 5 |
66 | 2c0262af | bellard | #define R_DH 6 |
67 | 2c0262af | bellard | #define R_BH 7 |
68 | 2c0262af | bellard | |
69 | 2c0262af | bellard | #define R_ES 0 |
70 | 2c0262af | bellard | #define R_CS 1 |
71 | 2c0262af | bellard | #define R_SS 2 |
72 | 2c0262af | bellard | #define R_DS 3 |
73 | 2c0262af | bellard | #define R_FS 4 |
74 | 2c0262af | bellard | #define R_GS 5 |
75 | 2c0262af | bellard | |
76 | 2c0262af | bellard | /* segment descriptor fields */
|
77 | 2c0262af | bellard | #define DESC_G_MASK (1 << 23) |
78 | 2c0262af | bellard | #define DESC_B_SHIFT 22 |
79 | 2c0262af | bellard | #define DESC_B_MASK (1 << DESC_B_SHIFT) |
80 | 14ce26e7 | bellard | #define DESC_L_SHIFT 21 /* x86_64 only : 64 bit code segment */ |
81 | 14ce26e7 | bellard | #define DESC_L_MASK (1 << DESC_L_SHIFT) |
82 | 2c0262af | bellard | #define DESC_AVL_MASK (1 << 20) |
83 | 2c0262af | bellard | #define DESC_P_MASK (1 << 15) |
84 | 2c0262af | bellard | #define DESC_DPL_SHIFT 13 |
85 | a3867ed2 | aliguori | #define DESC_DPL_MASK (3 << DESC_DPL_SHIFT) |
86 | 2c0262af | bellard | #define DESC_S_MASK (1 << 12) |
87 | 2c0262af | bellard | #define DESC_TYPE_SHIFT 8 |
88 | a3867ed2 | aliguori | #define DESC_TYPE_MASK (15 << DESC_TYPE_SHIFT) |
89 | 2c0262af | bellard | #define DESC_A_MASK (1 << 8) |
90 | 2c0262af | bellard | |
91 | e670b89e | bellard | #define DESC_CS_MASK (1 << 11) /* 1=code segment 0=data segment */ |
92 | e670b89e | bellard | #define DESC_C_MASK (1 << 10) /* code: conforming */ |
93 | e670b89e | bellard | #define DESC_R_MASK (1 << 9) /* code: readable */ |
94 | 2c0262af | bellard | |
95 | e670b89e | bellard | #define DESC_E_MASK (1 << 10) /* data: expansion direction */ |
96 | e670b89e | bellard | #define DESC_W_MASK (1 << 9) /* data: writable */ |
97 | e670b89e | bellard | |
98 | e670b89e | bellard | #define DESC_TSS_BUSY_MASK (1 << 9) |
99 | 2c0262af | bellard | |
100 | 2c0262af | bellard | /* eflags masks */
|
101 | 2c0262af | bellard | #define CC_C 0x0001 |
102 | 2c0262af | bellard | #define CC_P 0x0004 |
103 | 2c0262af | bellard | #define CC_A 0x0010 |
104 | 2c0262af | bellard | #define CC_Z 0x0040 |
105 | 2c0262af | bellard | #define CC_S 0x0080 |
106 | 2c0262af | bellard | #define CC_O 0x0800 |
107 | 2c0262af | bellard | |
108 | 2c0262af | bellard | #define TF_SHIFT 8 |
109 | 2c0262af | bellard | #define IOPL_SHIFT 12 |
110 | 2c0262af | bellard | #define VM_SHIFT 17 |
111 | 2c0262af | bellard | |
112 | 2c0262af | bellard | #define TF_MASK 0x00000100 |
113 | 2c0262af | bellard | #define IF_MASK 0x00000200 |
114 | 2c0262af | bellard | #define DF_MASK 0x00000400 |
115 | 2c0262af | bellard | #define IOPL_MASK 0x00003000 |
116 | 2c0262af | bellard | #define NT_MASK 0x00004000 |
117 | 2c0262af | bellard | #define RF_MASK 0x00010000 |
118 | 2c0262af | bellard | #define VM_MASK 0x00020000 |
119 | 5fafdf24 | ths | #define AC_MASK 0x00040000 |
120 | 2c0262af | bellard | #define VIF_MASK 0x00080000 |
121 | 2c0262af | bellard | #define VIP_MASK 0x00100000 |
122 | 2c0262af | bellard | #define ID_MASK 0x00200000 |
123 | 2c0262af | bellard | |
124 | aa1f17c1 | ths | /* hidden flags - used internally by qemu to represent additional cpu
|
125 | 33c263df | bellard | states. Only the CPL, INHIBIT_IRQ, SMM and SVMI are not
|
126 | 33c263df | bellard | redundant. We avoid using the IOPL_MASK, TF_MASK and VM_MASK bit
|
127 | 33c263df | bellard | position to ease oring with eflags. */
|
128 | 2c0262af | bellard | /* current cpl */
|
129 | 2c0262af | bellard | #define HF_CPL_SHIFT 0 |
130 | 2c0262af | bellard | /* true if soft mmu is being used */
|
131 | 2c0262af | bellard | #define HF_SOFTMMU_SHIFT 2 |
132 | 2c0262af | bellard | /* true if hardware interrupts must be disabled for next instruction */
|
133 | 2c0262af | bellard | #define HF_INHIBIT_IRQ_SHIFT 3 |
134 | 2c0262af | bellard | /* 16 or 32 segments */
|
135 | 2c0262af | bellard | #define HF_CS32_SHIFT 4 |
136 | 2c0262af | bellard | #define HF_SS32_SHIFT 5 |
137 | dc196a57 | bellard | /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */
|
138 | 2c0262af | bellard | #define HF_ADDSEG_SHIFT 6 |
139 | 65262d57 | bellard | /* copy of CR0.PE (protected mode) */
|
140 | 65262d57 | bellard | #define HF_PE_SHIFT 7 |
141 | 65262d57 | bellard | #define HF_TF_SHIFT 8 /* must be same as eflags */ |
142 | 7eee2a50 | bellard | #define HF_MP_SHIFT 9 /* the order must be MP, EM, TS */ |
143 | 7eee2a50 | bellard | #define HF_EM_SHIFT 10 |
144 | 7eee2a50 | bellard | #define HF_TS_SHIFT 11 |
145 | 65262d57 | bellard | #define HF_IOPL_SHIFT 12 /* must be same as eflags */ |
146 | 14ce26e7 | bellard | #define HF_LMA_SHIFT 14 /* only used on x86_64: long mode active */ |
147 | 14ce26e7 | bellard | #define HF_CS64_SHIFT 15 /* only used on x86_64: 64 bit code segment */ |
148 | 664e0f19 | bellard | #define HF_OSFXSR_SHIFT 16 /* CR4.OSFXSR */ |
149 | 65262d57 | bellard | #define HF_VM_SHIFT 17 /* must be same as eflags */ |
150 | 3b21e03e | bellard | #define HF_SMM_SHIFT 19 /* CPU in SMM mode */ |
151 | db620f46 | bellard | #define HF_SVME_SHIFT 20 /* SVME enabled (copy of EFER.SVME) */ |
152 | db620f46 | bellard | #define HF_SVMI_SHIFT 21 /* SVM intercepts are active */ |
153 | 2c0262af | bellard | |
154 | 2c0262af | bellard | #define HF_CPL_MASK (3 << HF_CPL_SHIFT) |
155 | 2c0262af | bellard | #define HF_SOFTMMU_MASK (1 << HF_SOFTMMU_SHIFT) |
156 | 2c0262af | bellard | #define HF_INHIBIT_IRQ_MASK (1 << HF_INHIBIT_IRQ_SHIFT) |
157 | 2c0262af | bellard | #define HF_CS32_MASK (1 << HF_CS32_SHIFT) |
158 | 2c0262af | bellard | #define HF_SS32_MASK (1 << HF_SS32_SHIFT) |
159 | 2c0262af | bellard | #define HF_ADDSEG_MASK (1 << HF_ADDSEG_SHIFT) |
160 | 65262d57 | bellard | #define HF_PE_MASK (1 << HF_PE_SHIFT) |
161 | 58fe2f10 | bellard | #define HF_TF_MASK (1 << HF_TF_SHIFT) |
162 | 7eee2a50 | bellard | #define HF_MP_MASK (1 << HF_MP_SHIFT) |
163 | 7eee2a50 | bellard | #define HF_EM_MASK (1 << HF_EM_SHIFT) |
164 | 7eee2a50 | bellard | #define HF_TS_MASK (1 << HF_TS_SHIFT) |
165 | 0650f1ab | aliguori | #define HF_IOPL_MASK (3 << HF_IOPL_SHIFT) |
166 | 14ce26e7 | bellard | #define HF_LMA_MASK (1 << HF_LMA_SHIFT) |
167 | 14ce26e7 | bellard | #define HF_CS64_MASK (1 << HF_CS64_SHIFT) |
168 | 664e0f19 | bellard | #define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT) |
169 | 0650f1ab | aliguori | #define HF_VM_MASK (1 << HF_VM_SHIFT) |
170 | 3b21e03e | bellard | #define HF_SMM_MASK (1 << HF_SMM_SHIFT) |
171 | 872929aa | bellard | #define HF_SVME_MASK (1 << HF_SVME_SHIFT) |
172 | 872929aa | bellard | #define HF_SVMI_MASK (1 << HF_SVMI_SHIFT) |
173 | 2c0262af | bellard | |
174 | db620f46 | bellard | /* hflags2 */
|
175 | db620f46 | bellard | |
176 | db620f46 | bellard | #define HF2_GIF_SHIFT 0 /* if set CPU takes interrupts */ |
177 | db620f46 | bellard | #define HF2_HIF_SHIFT 1 /* value of IF_MASK when entering SVM */ |
178 | db620f46 | bellard | #define HF2_NMI_SHIFT 2 /* CPU serving NMI */ |
179 | db620f46 | bellard | #define HF2_VINTR_SHIFT 3 /* value of V_INTR_MASKING bit */ |
180 | db620f46 | bellard | |
181 | db620f46 | bellard | #define HF2_GIF_MASK (1 << HF2_GIF_SHIFT) |
182 | db620f46 | bellard | #define HF2_HIF_MASK (1 << HF2_HIF_SHIFT) |
183 | db620f46 | bellard | #define HF2_NMI_MASK (1 << HF2_NMI_SHIFT) |
184 | db620f46 | bellard | #define HF2_VINTR_MASK (1 << HF2_VINTR_SHIFT) |
185 | db620f46 | bellard | |
186 | 0650f1ab | aliguori | #define CR0_PE_SHIFT 0 |
187 | 0650f1ab | aliguori | #define CR0_MP_SHIFT 1 |
188 | 0650f1ab | aliguori | |
189 | 2c0262af | bellard | #define CR0_PE_MASK (1 << 0) |
190 | 7eee2a50 | bellard | #define CR0_MP_MASK (1 << 1) |
191 | 7eee2a50 | bellard | #define CR0_EM_MASK (1 << 2) |
192 | 2c0262af | bellard | #define CR0_TS_MASK (1 << 3) |
193 | 2ee73ac3 | bellard | #define CR0_ET_MASK (1 << 4) |
194 | 7eee2a50 | bellard | #define CR0_NE_MASK (1 << 5) |
195 | 2c0262af | bellard | #define CR0_WP_MASK (1 << 16) |
196 | 2c0262af | bellard | #define CR0_AM_MASK (1 << 18) |
197 | 2c0262af | bellard | #define CR0_PG_MASK (1 << 31) |
198 | 2c0262af | bellard | |
199 | 2c0262af | bellard | #define CR4_VME_MASK (1 << 0) |
200 | 2c0262af | bellard | #define CR4_PVI_MASK (1 << 1) |
201 | 2c0262af | bellard | #define CR4_TSD_MASK (1 << 2) |
202 | 2c0262af | bellard | #define CR4_DE_MASK (1 << 3) |
203 | 2c0262af | bellard | #define CR4_PSE_MASK (1 << 4) |
204 | 64a595f2 | bellard | #define CR4_PAE_MASK (1 << 5) |
205 | 64a595f2 | bellard | #define CR4_PGE_MASK (1 << 7) |
206 | 14ce26e7 | bellard | #define CR4_PCE_MASK (1 << 8) |
207 | 0650f1ab | aliguori | #define CR4_OSFXSR_SHIFT 9 |
208 | 0650f1ab | aliguori | #define CR4_OSFXSR_MASK (1 << CR4_OSFXSR_SHIFT) |
209 | 14ce26e7 | bellard | #define CR4_OSXMMEXCPT_MASK (1 << 10) |
210 | 2c0262af | bellard | |
211 | 01df040b | aliguori | #define DR6_BD (1 << 13) |
212 | 01df040b | aliguori | #define DR6_BS (1 << 14) |
213 | 01df040b | aliguori | #define DR6_BT (1 << 15) |
214 | 01df040b | aliguori | #define DR6_FIXED_1 0xffff0ff0 |
215 | 01df040b | aliguori | |
216 | 01df040b | aliguori | #define DR7_GD (1 << 13) |
217 | 01df040b | aliguori | #define DR7_TYPE_SHIFT 16 |
218 | 01df040b | aliguori | #define DR7_LEN_SHIFT 18 |
219 | 01df040b | aliguori | #define DR7_FIXED_1 0x00000400 |
220 | 01df040b | aliguori | |
221 | 2c0262af | bellard | #define PG_PRESENT_BIT 0 |
222 | 2c0262af | bellard | #define PG_RW_BIT 1 |
223 | 2c0262af | bellard | #define PG_USER_BIT 2 |
224 | 2c0262af | bellard | #define PG_PWT_BIT 3 |
225 | 2c0262af | bellard | #define PG_PCD_BIT 4 |
226 | 2c0262af | bellard | #define PG_ACCESSED_BIT 5 |
227 | 2c0262af | bellard | #define PG_DIRTY_BIT 6 |
228 | 2c0262af | bellard | #define PG_PSE_BIT 7 |
229 | 2c0262af | bellard | #define PG_GLOBAL_BIT 8 |
230 | 5cf38396 | bellard | #define PG_NX_BIT 63 |
231 | 2c0262af | bellard | |
232 | 2c0262af | bellard | #define PG_PRESENT_MASK (1 << PG_PRESENT_BIT) |
233 | 2c0262af | bellard | #define PG_RW_MASK (1 << PG_RW_BIT) |
234 | 2c0262af | bellard | #define PG_USER_MASK (1 << PG_USER_BIT) |
235 | 2c0262af | bellard | #define PG_PWT_MASK (1 << PG_PWT_BIT) |
236 | 2c0262af | bellard | #define PG_PCD_MASK (1 << PG_PCD_BIT) |
237 | 2c0262af | bellard | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
238 | 2c0262af | bellard | #define PG_DIRTY_MASK (1 << PG_DIRTY_BIT) |
239 | 2c0262af | bellard | #define PG_PSE_MASK (1 << PG_PSE_BIT) |
240 | 2c0262af | bellard | #define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT) |
241 | 5cf38396 | bellard | #define PG_NX_MASK (1LL << PG_NX_BIT) |
242 | 2c0262af | bellard | |
243 | 2c0262af | bellard | #define PG_ERROR_W_BIT 1 |
244 | 2c0262af | bellard | |
245 | 2c0262af | bellard | #define PG_ERROR_P_MASK 0x01 |
246 | 2c0262af | bellard | #define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT) |
247 | 2c0262af | bellard | #define PG_ERROR_U_MASK 0x04 |
248 | 2c0262af | bellard | #define PG_ERROR_RSVD_MASK 0x08 |
249 | 5cf38396 | bellard | #define PG_ERROR_I_D_MASK 0x10 |
250 | 2c0262af | bellard | |
251 | 0650f1ab | aliguori | #define MSR_IA32_TSC 0x10 |
252 | 2c0262af | bellard | #define MSR_IA32_APICBASE 0x1b |
253 | 2c0262af | bellard | #define MSR_IA32_APICBASE_BSP (1<<8) |
254 | 2c0262af | bellard | #define MSR_IA32_APICBASE_ENABLE (1<<11) |
255 | 2c0262af | bellard | #define MSR_IA32_APICBASE_BASE (0xfffff<<12) |
256 | 2c0262af | bellard | |
257 | dd5e3b17 | aliguori | #define MSR_MTRRcap 0xfe |
258 | dd5e3b17 | aliguori | #define MSR_MTRRcap_VCNT 8 |
259 | dd5e3b17 | aliguori | #define MSR_MTRRcap_FIXRANGE_SUPPORT (1 << 8) |
260 | dd5e3b17 | aliguori | #define MSR_MTRRcap_WC_SUPPORTED (1 << 10) |
261 | dd5e3b17 | aliguori | |
262 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_CS 0x174 |
263 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_ESP 0x175 |
264 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_EIP 0x176 |
265 | 2c0262af | bellard | |
266 | 8f091a59 | bellard | #define MSR_MCG_CAP 0x179 |
267 | 8f091a59 | bellard | #define MSR_MCG_STATUS 0x17a |
268 | 8f091a59 | bellard | #define MSR_MCG_CTL 0x17b |
269 | 8f091a59 | bellard | |
270 | e737b32a | balrog | #define MSR_IA32_PERF_STATUS 0x198 |
271 | e737b32a | balrog | |
272 | 165d9b82 | aliguori | #define MSR_MTRRphysBase(reg) (0x200 + 2 * (reg)) |
273 | 165d9b82 | aliguori | #define MSR_MTRRphysMask(reg) (0x200 + 2 * (reg) + 1) |
274 | 165d9b82 | aliguori | |
275 | 165d9b82 | aliguori | #define MSR_MTRRfix64K_00000 0x250 |
276 | 165d9b82 | aliguori | #define MSR_MTRRfix16K_80000 0x258 |
277 | 165d9b82 | aliguori | #define MSR_MTRRfix16K_A0000 0x259 |
278 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_C0000 0x268 |
279 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_C8000 0x269 |
280 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_D0000 0x26a |
281 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_D8000 0x26b |
282 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_E0000 0x26c |
283 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_E8000 0x26d |
284 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_F0000 0x26e |
285 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_F8000 0x26f |
286 | 165d9b82 | aliguori | |
287 | 8f091a59 | bellard | #define MSR_PAT 0x277 |
288 | 8f091a59 | bellard | |
289 | 165d9b82 | aliguori | #define MSR_MTRRdefType 0x2ff |
290 | 165d9b82 | aliguori | |
291 | 14ce26e7 | bellard | #define MSR_EFER 0xc0000080 |
292 | 14ce26e7 | bellard | |
293 | 14ce26e7 | bellard | #define MSR_EFER_SCE (1 << 0) |
294 | 14ce26e7 | bellard | #define MSR_EFER_LME (1 << 8) |
295 | 14ce26e7 | bellard | #define MSR_EFER_LMA (1 << 10) |
296 | 14ce26e7 | bellard | #define MSR_EFER_NXE (1 << 11) |
297 | 872929aa | bellard | #define MSR_EFER_SVME (1 << 12) |
298 | 14ce26e7 | bellard | #define MSR_EFER_FFXSR (1 << 14) |
299 | 14ce26e7 | bellard | |
300 | 14ce26e7 | bellard | #define MSR_STAR 0xc0000081 |
301 | 14ce26e7 | bellard | #define MSR_LSTAR 0xc0000082 |
302 | 14ce26e7 | bellard | #define MSR_CSTAR 0xc0000083 |
303 | 14ce26e7 | bellard | #define MSR_FMASK 0xc0000084 |
304 | 14ce26e7 | bellard | #define MSR_FSBASE 0xc0000100 |
305 | 14ce26e7 | bellard | #define MSR_GSBASE 0xc0000101 |
306 | 14ce26e7 | bellard | #define MSR_KERNELGSBASE 0xc0000102 |
307 | 14ce26e7 | bellard | |
308 | 0573fbfc | ths | #define MSR_VM_HSAVE_PA 0xc0010117 |
309 | 0573fbfc | ths | |
310 | 14ce26e7 | bellard | /* cpuid_features bits */
|
311 | 14ce26e7 | bellard | #define CPUID_FP87 (1 << 0) |
312 | 14ce26e7 | bellard | #define CPUID_VME (1 << 1) |
313 | 14ce26e7 | bellard | #define CPUID_DE (1 << 2) |
314 | 14ce26e7 | bellard | #define CPUID_PSE (1 << 3) |
315 | 14ce26e7 | bellard | #define CPUID_TSC (1 << 4) |
316 | 14ce26e7 | bellard | #define CPUID_MSR (1 << 5) |
317 | 14ce26e7 | bellard | #define CPUID_PAE (1 << 6) |
318 | 14ce26e7 | bellard | #define CPUID_MCE (1 << 7) |
319 | 14ce26e7 | bellard | #define CPUID_CX8 (1 << 8) |
320 | 14ce26e7 | bellard | #define CPUID_APIC (1 << 9) |
321 | 14ce26e7 | bellard | #define CPUID_SEP (1 << 11) /* sysenter/sysexit */ |
322 | 14ce26e7 | bellard | #define CPUID_MTRR (1 << 12) |
323 | 14ce26e7 | bellard | #define CPUID_PGE (1 << 13) |
324 | 14ce26e7 | bellard | #define CPUID_MCA (1 << 14) |
325 | 14ce26e7 | bellard | #define CPUID_CMOV (1 << 15) |
326 | 8f091a59 | bellard | #define CPUID_PAT (1 << 16) |
327 | 8988ae89 | bellard | #define CPUID_PSE36 (1 << 17) |
328 | a049de61 | bellard | #define CPUID_PN (1 << 18) |
329 | 8f091a59 | bellard | #define CPUID_CLFLUSH (1 << 19) |
330 | a049de61 | bellard | #define CPUID_DTS (1 << 21) |
331 | a049de61 | bellard | #define CPUID_ACPI (1 << 22) |
332 | 14ce26e7 | bellard | #define CPUID_MMX (1 << 23) |
333 | 14ce26e7 | bellard | #define CPUID_FXSR (1 << 24) |
334 | 14ce26e7 | bellard | #define CPUID_SSE (1 << 25) |
335 | 14ce26e7 | bellard | #define CPUID_SSE2 (1 << 26) |
336 | a049de61 | bellard | #define CPUID_SS (1 << 27) |
337 | a049de61 | bellard | #define CPUID_HT (1 << 28) |
338 | a049de61 | bellard | #define CPUID_TM (1 << 29) |
339 | a049de61 | bellard | #define CPUID_IA64 (1 << 30) |
340 | a049de61 | bellard | #define CPUID_PBE (1 << 31) |
341 | 14ce26e7 | bellard | |
342 | 465e9838 | bellard | #define CPUID_EXT_SSE3 (1 << 0) |
343 | 558fa836 | pbrook | #define CPUID_EXT_DTES64 (1 << 2) |
344 | 9df217a3 | bellard | #define CPUID_EXT_MONITOR (1 << 3) |
345 | a049de61 | bellard | #define CPUID_EXT_DSCPL (1 << 4) |
346 | a049de61 | bellard | #define CPUID_EXT_VMX (1 << 5) |
347 | a049de61 | bellard | #define CPUID_EXT_SMX (1 << 6) |
348 | a049de61 | bellard | #define CPUID_EXT_EST (1 << 7) |
349 | a049de61 | bellard | #define CPUID_EXT_TM2 (1 << 8) |
350 | a049de61 | bellard | #define CPUID_EXT_SSSE3 (1 << 9) |
351 | a049de61 | bellard | #define CPUID_EXT_CID (1 << 10) |
352 | 9df217a3 | bellard | #define CPUID_EXT_CX16 (1 << 13) |
353 | a049de61 | bellard | #define CPUID_EXT_XTPR (1 << 14) |
354 | 558fa836 | pbrook | #define CPUID_EXT_PDCM (1 << 15) |
355 | 558fa836 | pbrook | #define CPUID_EXT_DCA (1 << 18) |
356 | 558fa836 | pbrook | #define CPUID_EXT_SSE41 (1 << 19) |
357 | 558fa836 | pbrook | #define CPUID_EXT_SSE42 (1 << 20) |
358 | 558fa836 | pbrook | #define CPUID_EXT_X2APIC (1 << 21) |
359 | 558fa836 | pbrook | #define CPUID_EXT_MOVBE (1 << 22) |
360 | 558fa836 | pbrook | #define CPUID_EXT_POPCNT (1 << 23) |
361 | 558fa836 | pbrook | #define CPUID_EXT_XSAVE (1 << 26) |
362 | 558fa836 | pbrook | #define CPUID_EXT_OSXSAVE (1 << 27) |
363 | 9df217a3 | bellard | |
364 | 9df217a3 | bellard | #define CPUID_EXT2_SYSCALL (1 << 11) |
365 | a049de61 | bellard | #define CPUID_EXT2_MP (1 << 19) |
366 | 9df217a3 | bellard | #define CPUID_EXT2_NX (1 << 20) |
367 | a049de61 | bellard | #define CPUID_EXT2_MMXEXT (1 << 22) |
368 | 8d9bfc2b | bellard | #define CPUID_EXT2_FFXSR (1 << 25) |
369 | a049de61 | bellard | #define CPUID_EXT2_PDPE1GB (1 << 26) |
370 | a049de61 | bellard | #define CPUID_EXT2_RDTSCP (1 << 27) |
371 | 9df217a3 | bellard | #define CPUID_EXT2_LM (1 << 29) |
372 | a049de61 | bellard | #define CPUID_EXT2_3DNOWEXT (1 << 30) |
373 | a049de61 | bellard | #define CPUID_EXT2_3DNOW (1 << 31) |
374 | 9df217a3 | bellard | |
375 | a049de61 | bellard | #define CPUID_EXT3_LAHF_LM (1 << 0) |
376 | a049de61 | bellard | #define CPUID_EXT3_CMP_LEG (1 << 1) |
377 | 0573fbfc | ths | #define CPUID_EXT3_SVM (1 << 2) |
378 | a049de61 | bellard | #define CPUID_EXT3_EXTAPIC (1 << 3) |
379 | a049de61 | bellard | #define CPUID_EXT3_CR8LEG (1 << 4) |
380 | a049de61 | bellard | #define CPUID_EXT3_ABM (1 << 5) |
381 | a049de61 | bellard | #define CPUID_EXT3_SSE4A (1 << 6) |
382 | a049de61 | bellard | #define CPUID_EXT3_MISALIGNSSE (1 << 7) |
383 | a049de61 | bellard | #define CPUID_EXT3_3DNOWPREFETCH (1 << 8) |
384 | a049de61 | bellard | #define CPUID_EXT3_OSVW (1 << 9) |
385 | a049de61 | bellard | #define CPUID_EXT3_IBS (1 << 10) |
386 | 872929aa | bellard | #define CPUID_EXT3_SKINIT (1 << 12) |
387 | 0573fbfc | ths | |
388 | c5096daf | balrog | #define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */ |
389 | c5096daf | balrog | #define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */ |
390 | c5096daf | balrog | #define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */ |
391 | c5096daf | balrog | |
392 | c5096daf | balrog | #define CPUID_VENDOR_AMD_1 0x68747541 /* "Auth" */ |
393 | c5096daf | balrog | #define CPUID_VENDOR_AMD_2 0x69746e65 /* "enti" */ |
394 | c5096daf | balrog | #define CPUID_VENDOR_AMD_3 0x444d4163 /* "cAMD" */ |
395 | c5096daf | balrog | |
396 | e737b32a | balrog | #define CPUID_MWAIT_IBE (1 << 1) /* Interrupts can exit capability */ |
397 | a876e289 | balrog | #define CPUID_MWAIT_EMX (1 << 0) /* enumeration supported */ |
398 | e737b32a | balrog | |
399 | 2c0262af | bellard | #define EXCP00_DIVZ 0 |
400 | 01df040b | aliguori | #define EXCP01_DB 1 |
401 | 2c0262af | bellard | #define EXCP02_NMI 2 |
402 | 2c0262af | bellard | #define EXCP03_INT3 3 |
403 | 2c0262af | bellard | #define EXCP04_INTO 4 |
404 | 2c0262af | bellard | #define EXCP05_BOUND 5 |
405 | 2c0262af | bellard | #define EXCP06_ILLOP 6 |
406 | 2c0262af | bellard | #define EXCP07_PREX 7 |
407 | 2c0262af | bellard | #define EXCP08_DBLE 8 |
408 | 2c0262af | bellard | #define EXCP09_XERR 9 |
409 | 2c0262af | bellard | #define EXCP0A_TSS 10 |
410 | 2c0262af | bellard | #define EXCP0B_NOSEG 11 |
411 | 2c0262af | bellard | #define EXCP0C_STACK 12 |
412 | 2c0262af | bellard | #define EXCP0D_GPF 13 |
413 | 2c0262af | bellard | #define EXCP0E_PAGE 14 |
414 | 2c0262af | bellard | #define EXCP10_COPR 16 |
415 | 2c0262af | bellard | #define EXCP11_ALGN 17 |
416 | 2c0262af | bellard | #define EXCP12_MCHK 18 |
417 | 2c0262af | bellard | |
418 | d2fd1af7 | bellard | #define EXCP_SYSCALL 0x100 /* only happens in user only emulation |
419 | d2fd1af7 | bellard | for syscall instruction */
|
420 | d2fd1af7 | bellard | |
421 | 2c0262af | bellard | enum {
|
422 | 2c0262af | bellard | CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
|
423 | 1235fc06 | ths | CC_OP_EFLAGS, /* all cc are explicitly computed, CC_SRC = flags */
|
424 | d36cd60e | bellard | |
425 | d36cd60e | bellard | CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */
|
426 | d36cd60e | bellard | CC_OP_MULW, |
427 | d36cd60e | bellard | CC_OP_MULL, |
428 | 14ce26e7 | bellard | CC_OP_MULQ, |
429 | 2c0262af | bellard | |
430 | 2c0262af | bellard | CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
431 | 2c0262af | bellard | CC_OP_ADDW, |
432 | 2c0262af | bellard | CC_OP_ADDL, |
433 | 14ce26e7 | bellard | CC_OP_ADDQ, |
434 | 2c0262af | bellard | |
435 | 2c0262af | bellard | CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
436 | 2c0262af | bellard | CC_OP_ADCW, |
437 | 2c0262af | bellard | CC_OP_ADCL, |
438 | 14ce26e7 | bellard | CC_OP_ADCQ, |
439 | 2c0262af | bellard | |
440 | 2c0262af | bellard | CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
441 | 2c0262af | bellard | CC_OP_SUBW, |
442 | 2c0262af | bellard | CC_OP_SUBL, |
443 | 14ce26e7 | bellard | CC_OP_SUBQ, |
444 | 2c0262af | bellard | |
445 | 2c0262af | bellard | CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
446 | 2c0262af | bellard | CC_OP_SBBW, |
447 | 2c0262af | bellard | CC_OP_SBBL, |
448 | 14ce26e7 | bellard | CC_OP_SBBQ, |
449 | 2c0262af | bellard | |
450 | 2c0262af | bellard | CC_OP_LOGICB, /* modify all flags, CC_DST = res */
|
451 | 2c0262af | bellard | CC_OP_LOGICW, |
452 | 2c0262af | bellard | CC_OP_LOGICL, |
453 | 14ce26e7 | bellard | CC_OP_LOGICQ, |
454 | 2c0262af | bellard | |
455 | 2c0262af | bellard | CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
456 | 2c0262af | bellard | CC_OP_INCW, |
457 | 2c0262af | bellard | CC_OP_INCL, |
458 | 14ce26e7 | bellard | CC_OP_INCQ, |
459 | 2c0262af | bellard | |
460 | 2c0262af | bellard | CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
461 | 2c0262af | bellard | CC_OP_DECW, |
462 | 2c0262af | bellard | CC_OP_DECL, |
463 | 14ce26e7 | bellard | CC_OP_DECQ, |
464 | 2c0262af | bellard | |
465 | 6b652794 | bellard | CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */
|
466 | 2c0262af | bellard | CC_OP_SHLW, |
467 | 2c0262af | bellard | CC_OP_SHLL, |
468 | 14ce26e7 | bellard | CC_OP_SHLQ, |
469 | 2c0262af | bellard | |
470 | 2c0262af | bellard | CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
|
471 | 2c0262af | bellard | CC_OP_SARW, |
472 | 2c0262af | bellard | CC_OP_SARL, |
473 | 14ce26e7 | bellard | CC_OP_SARQ, |
474 | 2c0262af | bellard | |
475 | 2c0262af | bellard | CC_OP_NB, |
476 | 2c0262af | bellard | }; |
477 | 2c0262af | bellard | |
478 | 7a0e1f41 | bellard | #ifdef FLOATX80
|
479 | 2c0262af | bellard | #define USE_X86LDOUBLE
|
480 | 2c0262af | bellard | #endif
|
481 | 2c0262af | bellard | |
482 | 2c0262af | bellard | #ifdef USE_X86LDOUBLE
|
483 | 7a0e1f41 | bellard | typedef floatx80 CPU86_LDouble;
|
484 | 2c0262af | bellard | #else
|
485 | 7a0e1f41 | bellard | typedef float64 CPU86_LDouble;
|
486 | 2c0262af | bellard | #endif
|
487 | 2c0262af | bellard | |
488 | 2c0262af | bellard | typedef struct SegmentCache { |
489 | 2c0262af | bellard | uint32_t selector; |
490 | 14ce26e7 | bellard | target_ulong base; |
491 | 2c0262af | bellard | uint32_t limit; |
492 | 2c0262af | bellard | uint32_t flags; |
493 | 2c0262af | bellard | } SegmentCache; |
494 | 2c0262af | bellard | |
495 | 826461bb | bellard | typedef union { |
496 | 664e0f19 | bellard | uint8_t _b[16];
|
497 | 664e0f19 | bellard | uint16_t _w[8];
|
498 | 664e0f19 | bellard | uint32_t _l[4];
|
499 | 664e0f19 | bellard | uint64_t _q[2];
|
500 | 7a0e1f41 | bellard | float32 _s[4];
|
501 | 7a0e1f41 | bellard | float64 _d[2];
|
502 | 14ce26e7 | bellard | } XMMReg; |
503 | 14ce26e7 | bellard | |
504 | 826461bb | bellard | typedef union { |
505 | 826461bb | bellard | uint8_t _b[8];
|
506 | a35f3ec7 | aurel32 | uint16_t _w[4];
|
507 | a35f3ec7 | aurel32 | uint32_t _l[2];
|
508 | a35f3ec7 | aurel32 | float32 _s[2];
|
509 | 826461bb | bellard | uint64_t q; |
510 | 826461bb | bellard | } MMXReg; |
511 | 826461bb | bellard | |
512 | 826461bb | bellard | #ifdef WORDS_BIGENDIAN
|
513 | 826461bb | bellard | #define XMM_B(n) _b[15 - (n)] |
514 | 826461bb | bellard | #define XMM_W(n) _w[7 - (n)] |
515 | 826461bb | bellard | #define XMM_L(n) _l[3 - (n)] |
516 | 664e0f19 | bellard | #define XMM_S(n) _s[3 - (n)] |
517 | 826461bb | bellard | #define XMM_Q(n) _q[1 - (n)] |
518 | 664e0f19 | bellard | #define XMM_D(n) _d[1 - (n)] |
519 | 826461bb | bellard | |
520 | 826461bb | bellard | #define MMX_B(n) _b[7 - (n)] |
521 | 826461bb | bellard | #define MMX_W(n) _w[3 - (n)] |
522 | 826461bb | bellard | #define MMX_L(n) _l[1 - (n)] |
523 | a35f3ec7 | aurel32 | #define MMX_S(n) _s[1 - (n)] |
524 | 826461bb | bellard | #else
|
525 | 826461bb | bellard | #define XMM_B(n) _b[n]
|
526 | 826461bb | bellard | #define XMM_W(n) _w[n]
|
527 | 826461bb | bellard | #define XMM_L(n) _l[n]
|
528 | 664e0f19 | bellard | #define XMM_S(n) _s[n]
|
529 | 826461bb | bellard | #define XMM_Q(n) _q[n]
|
530 | 664e0f19 | bellard | #define XMM_D(n) _d[n]
|
531 | 826461bb | bellard | |
532 | 826461bb | bellard | #define MMX_B(n) _b[n]
|
533 | 826461bb | bellard | #define MMX_W(n) _w[n]
|
534 | 826461bb | bellard | #define MMX_L(n) _l[n]
|
535 | a35f3ec7 | aurel32 | #define MMX_S(n) _s[n]
|
536 | 826461bb | bellard | #endif
|
537 | 664e0f19 | bellard | #define MMX_Q(n) q
|
538 | 826461bb | bellard | |
539 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
540 | 14ce26e7 | bellard | #define CPU_NB_REGS 16 |
541 | 14ce26e7 | bellard | #else
|
542 | 14ce26e7 | bellard | #define CPU_NB_REGS 8 |
543 | 14ce26e7 | bellard | #endif
|
544 | 14ce26e7 | bellard | |
545 | 6ebbf390 | j_mayer | #define NB_MMU_MODES 2 |
546 | 6ebbf390 | j_mayer | |
547 | 2c0262af | bellard | typedef struct CPUX86State { |
548 | 2c0262af | bellard | /* standard registers */
|
549 | 14ce26e7 | bellard | target_ulong regs[CPU_NB_REGS]; |
550 | 14ce26e7 | bellard | target_ulong eip; |
551 | 14ce26e7 | bellard | target_ulong eflags; /* eflags register. During CPU emulation, CC
|
552 | 2c0262af | bellard | flags and DF are set to zero because they are
|
553 | 2c0262af | bellard | stored elsewhere */
|
554 | 2c0262af | bellard | |
555 | 2c0262af | bellard | /* emulator internal eflags handling */
|
556 | 14ce26e7 | bellard | target_ulong cc_src; |
557 | 14ce26e7 | bellard | target_ulong cc_dst; |
558 | 2c0262af | bellard | uint32_t cc_op; |
559 | 2c0262af | bellard | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
|
560 | db620f46 | bellard | uint32_t hflags; /* TB flags, see HF_xxx constants. These flags
|
561 | db620f46 | bellard | are known at translation time. */
|
562 | db620f46 | bellard | uint32_t hflags2; /* various other flags, see HF2_xxx constants. */
|
563 | 2c0262af | bellard | |
564 | 9df217a3 | bellard | /* segments */
|
565 | 9df217a3 | bellard | SegmentCache segs[6]; /* selector values */ |
566 | 9df217a3 | bellard | SegmentCache ldt; |
567 | 9df217a3 | bellard | SegmentCache tr; |
568 | 9df217a3 | bellard | SegmentCache gdt; /* only base and limit are used */
|
569 | 9df217a3 | bellard | SegmentCache idt; /* only base and limit are used */
|
570 | 9df217a3 | bellard | |
571 | db620f46 | bellard | target_ulong cr[5]; /* NOTE: cr1 is unused */ |
572 | 0ba5f006 | aurel32 | uint64_t a20_mask; |
573 | 9df217a3 | bellard | |
574 | 2c0262af | bellard | /* FPU state */
|
575 | 2c0262af | bellard | unsigned int fpstt; /* top of stack index */ |
576 | 2c0262af | bellard | unsigned int fpus; |
577 | 2c0262af | bellard | unsigned int fpuc; |
578 | 2c0262af | bellard | uint8_t fptags[8]; /* 0 = valid, 1 = empty */ |
579 | 664e0f19 | bellard | union {
|
580 | 664e0f19 | bellard | #ifdef USE_X86LDOUBLE
|
581 | 664e0f19 | bellard | CPU86_LDouble d __attribute__((aligned(16)));
|
582 | 664e0f19 | bellard | #else
|
583 | 664e0f19 | bellard | CPU86_LDouble d; |
584 | 664e0f19 | bellard | #endif
|
585 | 664e0f19 | bellard | MMXReg mmx; |
586 | 664e0f19 | bellard | } fpregs[8];
|
587 | 2c0262af | bellard | |
588 | 2c0262af | bellard | /* emulator internal variables */
|
589 | 7a0e1f41 | bellard | float_status fp_status; |
590 | 2c0262af | bellard | CPU86_LDouble ft0; |
591 | 3b46e624 | ths | |
592 | a35f3ec7 | aurel32 | float_status mmx_status; /* for 3DNow! float ops */
|
593 | 7a0e1f41 | bellard | float_status sse_status; |
594 | 664e0f19 | bellard | uint32_t mxcsr; |
595 | 14ce26e7 | bellard | XMMReg xmm_regs[CPU_NB_REGS]; |
596 | 14ce26e7 | bellard | XMMReg xmm_t0; |
597 | 664e0f19 | bellard | MMXReg mmx_t0; |
598 | 1e4840bf | bellard | target_ulong cc_tmp; /* temporary for rcr/rcl */
|
599 | 14ce26e7 | bellard | |
600 | 2c0262af | bellard | /* sysenter registers */
|
601 | 2c0262af | bellard | uint32_t sysenter_cs; |
602 | 2436b61a | balrog | target_ulong sysenter_esp; |
603 | 2436b61a | balrog | target_ulong sysenter_eip; |
604 | 8d9bfc2b | bellard | uint64_t efer; |
605 | 8d9bfc2b | bellard | uint64_t star; |
606 | 0573fbfc | ths | |
607 | 5cc1d1e6 | bellard | uint64_t vm_hsave; |
608 | 5cc1d1e6 | bellard | uint64_t vm_vmcb; |
609 | 33c263df | bellard | uint64_t tsc_offset; |
610 | 0573fbfc | ths | uint64_t intercept; |
611 | 0573fbfc | ths | uint16_t intercept_cr_read; |
612 | 0573fbfc | ths | uint16_t intercept_cr_write; |
613 | 0573fbfc | ths | uint16_t intercept_dr_read; |
614 | 0573fbfc | ths | uint16_t intercept_dr_write; |
615 | 0573fbfc | ths | uint32_t intercept_exceptions; |
616 | db620f46 | bellard | uint8_t v_tpr; |
617 | 0573fbfc | ths | |
618 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
619 | 14ce26e7 | bellard | target_ulong lstar; |
620 | 14ce26e7 | bellard | target_ulong cstar; |
621 | 14ce26e7 | bellard | target_ulong fmask; |
622 | 14ce26e7 | bellard | target_ulong kernelgsbase; |
623 | 14ce26e7 | bellard | #endif
|
624 | 58fe2f10 | bellard | |
625 | 7ba1e619 | aliguori | uint64_t tsc; |
626 | 7ba1e619 | aliguori | |
627 | 8f091a59 | bellard | uint64_t pat; |
628 | 8f091a59 | bellard | |
629 | 2c0262af | bellard | /* exception/interrupt handling */
|
630 | 2c0262af | bellard | int error_code;
|
631 | 2c0262af | bellard | int exception_is_int;
|
632 | 826461bb | bellard | target_ulong exception_next_eip; |
633 | 14ce26e7 | bellard | target_ulong dr[8]; /* debug registers */ |
634 | 01df040b | aliguori | union {
|
635 | 01df040b | aliguori | CPUBreakpoint *cpu_breakpoint[4];
|
636 | 01df040b | aliguori | CPUWatchpoint *cpu_watchpoint[4];
|
637 | 01df040b | aliguori | }; /* break/watchpoints for dr[0..3] */
|
638 | 3b21e03e | bellard | uint32_t smbase; |
639 | 678dde13 | ths | int old_exception; /* exception in flight */ |
640 | 2c0262af | bellard | |
641 | a316d335 | bellard | CPU_COMMON |
642 | 2c0262af | bellard | |
643 | 14ce26e7 | bellard | /* processor features (e.g. for CPUID insn) */
|
644 | 8d9bfc2b | bellard | uint32_t cpuid_level; |
645 | 14ce26e7 | bellard | uint32_t cpuid_vendor1; |
646 | 14ce26e7 | bellard | uint32_t cpuid_vendor2; |
647 | 14ce26e7 | bellard | uint32_t cpuid_vendor3; |
648 | 14ce26e7 | bellard | uint32_t cpuid_version; |
649 | 14ce26e7 | bellard | uint32_t cpuid_features; |
650 | 9df217a3 | bellard | uint32_t cpuid_ext_features; |
651 | 8d9bfc2b | bellard | uint32_t cpuid_xlevel; |
652 | 8d9bfc2b | bellard | uint32_t cpuid_model[12];
|
653 | 8d9bfc2b | bellard | uint32_t cpuid_ext2_features; |
654 | 0573fbfc | ths | uint32_t cpuid_ext3_features; |
655 | eae7629b | ths | uint32_t cpuid_apic_id; |
656 | 3b46e624 | ths | |
657 | 165d9b82 | aliguori | /* MTRRs */
|
658 | 165d9b82 | aliguori | uint64_t mtrr_fixed[11];
|
659 | 165d9b82 | aliguori | uint64_t mtrr_deftype; |
660 | 165d9b82 | aliguori | struct {
|
661 | 165d9b82 | aliguori | uint64_t base; |
662 | 165d9b82 | aliguori | uint64_t mask; |
663 | 165d9b82 | aliguori | } mtrr_var[8];
|
664 | 165d9b82 | aliguori | |
665 | 640f42e4 | blueswir1 | #ifdef CONFIG_KQEMU
|
666 | 9df217a3 | bellard | int kqemu_enabled;
|
667 | f1c85677 | bellard | int last_io_time;
|
668 | 9df217a3 | bellard | #endif
|
669 | 7ba1e619 | aliguori | |
670 | 7ba1e619 | aliguori | /* For KVM */
|
671 | 7ba1e619 | aliguori | uint64_t interrupt_bitmap[256 / 64]; |
672 | 7ba1e619 | aliguori | |
673 | 14ce26e7 | bellard | /* in order to simplify APIC support, we leave this pointer to the
|
674 | 14ce26e7 | bellard | user */
|
675 | 14ce26e7 | bellard | struct APICState *apic_state;
|
676 | 2c0262af | bellard | } CPUX86State; |
677 | 2c0262af | bellard | |
678 | aaed909a | bellard | CPUX86State *cpu_x86_init(const char *cpu_model); |
679 | 2c0262af | bellard | int cpu_x86_exec(CPUX86State *s);
|
680 | 2c0262af | bellard | void cpu_x86_close(CPUX86State *s);
|
681 | a049de61 | bellard | void x86_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, |
682 | a049de61 | bellard | ...)); |
683 | d720b93d | bellard | int cpu_get_pic_interrupt(CPUX86State *s);
|
684 | 2ee73ac3 | bellard | /* MSDOS compatibility mode FPU exception support */
|
685 | 2ee73ac3 | bellard | void cpu_set_ferr(CPUX86State *s);
|
686 | 2c0262af | bellard | |
687 | 2c0262af | bellard | /* this function must always be used to load data in the segment
|
688 | 2c0262af | bellard | cache: it synchronizes the hflags with the segment cache values */
|
689 | 5fafdf24 | ths | static inline void cpu_x86_load_seg_cache(CPUX86State *env, |
690 | 2c0262af | bellard | int seg_reg, unsigned int selector, |
691 | 8988ae89 | bellard | target_ulong base, |
692 | 5fafdf24 | ths | unsigned int limit, |
693 | 2c0262af | bellard | unsigned int flags) |
694 | 2c0262af | bellard | { |
695 | 2c0262af | bellard | SegmentCache *sc; |
696 | 2c0262af | bellard | unsigned int new_hflags; |
697 | 3b46e624 | ths | |
698 | 2c0262af | bellard | sc = &env->segs[seg_reg]; |
699 | 2c0262af | bellard | sc->selector = selector; |
700 | 2c0262af | bellard | sc->base = base; |
701 | 2c0262af | bellard | sc->limit = limit; |
702 | 2c0262af | bellard | sc->flags = flags; |
703 | 2c0262af | bellard | |
704 | 2c0262af | bellard | /* update the hidden flags */
|
705 | 14ce26e7 | bellard | { |
706 | 14ce26e7 | bellard | if (seg_reg == R_CS) {
|
707 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
708 | 14ce26e7 | bellard | if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {
|
709 | 14ce26e7 | bellard | /* long mode */
|
710 | 14ce26e7 | bellard | env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK; |
711 | 14ce26e7 | bellard | env->hflags &= ~(HF_ADDSEG_MASK); |
712 | 5fafdf24 | ths | } else
|
713 | 14ce26e7 | bellard | #endif
|
714 | 14ce26e7 | bellard | { |
715 | 14ce26e7 | bellard | /* legacy / compatibility case */
|
716 | 14ce26e7 | bellard | new_hflags = (env->segs[R_CS].flags & DESC_B_MASK) |
717 | 14ce26e7 | bellard | >> (DESC_B_SHIFT - HF_CS32_SHIFT); |
718 | 14ce26e7 | bellard | env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) | |
719 | 14ce26e7 | bellard | new_hflags; |
720 | 14ce26e7 | bellard | } |
721 | 14ce26e7 | bellard | } |
722 | 14ce26e7 | bellard | new_hflags = (env->segs[R_SS].flags & DESC_B_MASK) |
723 | 14ce26e7 | bellard | >> (DESC_B_SHIFT - HF_SS32_SHIFT); |
724 | 14ce26e7 | bellard | if (env->hflags & HF_CS64_MASK) {
|
725 | 14ce26e7 | bellard | /* zero base assumed for DS, ES and SS in long mode */
|
726 | 5fafdf24 | ths | } else if (!(env->cr[0] & CR0_PE_MASK) || |
727 | 735a8fd3 | bellard | (env->eflags & VM_MASK) || |
728 | 735a8fd3 | bellard | !(env->hflags & HF_CS32_MASK)) { |
729 | 14ce26e7 | bellard | /* XXX: try to avoid this test. The problem comes from the
|
730 | 14ce26e7 | bellard | fact that is real mode or vm86 mode we only modify the
|
731 | 14ce26e7 | bellard | 'base' and 'selector' fields of the segment cache to go
|
732 | 14ce26e7 | bellard | faster. A solution may be to force addseg to one in
|
733 | 14ce26e7 | bellard | translate-i386.c. */
|
734 | 14ce26e7 | bellard | new_hflags |= HF_ADDSEG_MASK; |
735 | 14ce26e7 | bellard | } else {
|
736 | 5fafdf24 | ths | new_hflags |= ((env->segs[R_DS].base | |
737 | 735a8fd3 | bellard | env->segs[R_ES].base | |
738 | 5fafdf24 | ths | env->segs[R_SS].base) != 0) <<
|
739 | 14ce26e7 | bellard | HF_ADDSEG_SHIFT; |
740 | 14ce26e7 | bellard | } |
741 | 5fafdf24 | ths | env->hflags = (env->hflags & |
742 | 14ce26e7 | bellard | ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags; |
743 | 2c0262af | bellard | } |
744 | 2c0262af | bellard | } |
745 | 2c0262af | bellard | |
746 | 2c0262af | bellard | /* wrapper, just in case memory mappings must be changed */
|
747 | 2c0262af | bellard | static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl) |
748 | 2c0262af | bellard | { |
749 | 2c0262af | bellard | #if HF_CPL_MASK == 3 |
750 | 2c0262af | bellard | s->hflags = (s->hflags & ~HF_CPL_MASK) | cpl; |
751 | 2c0262af | bellard | #else
|
752 | 2c0262af | bellard | #error HF_CPL_MASK is hardcoded
|
753 | 2c0262af | bellard | #endif
|
754 | 2c0262af | bellard | } |
755 | 2c0262af | bellard | |
756 | d9957a8b | blueswir1 | /* op_helper.c */
|
757 | 1f1af9fd | bellard | /* used for debug or cpu save/restore */
|
758 | 1f1af9fd | bellard | void cpu_get_fp80(uint64_t *pmant, uint16_t *pexp, CPU86_LDouble f);
|
759 | 1f1af9fd | bellard | CPU86_LDouble cpu_set_fp80(uint64_t mant, uint16_t upper); |
760 | 1f1af9fd | bellard | |
761 | d9957a8b | blueswir1 | /* cpu-exec.c */
|
762 | 2c0262af | bellard | /* the following helpers are only usable in user mode simulation as
|
763 | 2c0262af | bellard | they can trigger unexpected exceptions */
|
764 | 2c0262af | bellard | void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector); |
765 | 6f12a2a6 | bellard | void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32); |
766 | 6f12a2a6 | bellard | void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32); |
767 | 2c0262af | bellard | |
768 | 2c0262af | bellard | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
769 | 2c0262af | bellard | signal handlers to inform the virtual CPU of exceptions. non zero
|
770 | 2c0262af | bellard | is returned if the signal was handled by the virtual CPU. */
|
771 | 5fafdf24 | ths | int cpu_x86_signal_handler(int host_signum, void *pinfo, |
772 | 2c0262af | bellard | void *puc);
|
773 | d9957a8b | blueswir1 | |
774 | d9957a8b | blueswir1 | /* helper.c */
|
775 | d9957a8b | blueswir1 | int cpu_x86_handle_mmu_fault(CPUX86State *env, target_ulong addr,
|
776 | d9957a8b | blueswir1 | int is_write, int mmu_idx, int is_softmmu); |
777 | 461c0471 | bellard | void cpu_x86_set_a20(CPUX86State *env, int a20_state); |
778 | e00b6f80 | aliguori | void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
|
779 | d9957a8b | blueswir1 | uint32_t *eax, uint32_t *ebx, |
780 | d9957a8b | blueswir1 | uint32_t *ecx, uint32_t *edx); |
781 | 2c0262af | bellard | |
782 | d9957a8b | blueswir1 | static inline int hw_breakpoint_enabled(unsigned long dr7, int index) |
783 | d9957a8b | blueswir1 | { |
784 | d9957a8b | blueswir1 | return (dr7 >> (index * 2)) & 3; |
785 | d9957a8b | blueswir1 | } |
786 | 28ab0e2e | bellard | |
787 | d9957a8b | blueswir1 | static inline int hw_breakpoint_type(unsigned long dr7, int index) |
788 | d9957a8b | blueswir1 | { |
789 | d9957a8b | blueswir1 | return (dr7 >> (DR7_TYPE_SHIFT + (index * 2))) & 3; |
790 | d9957a8b | blueswir1 | } |
791 | d9957a8b | blueswir1 | |
792 | d9957a8b | blueswir1 | static inline int hw_breakpoint_len(unsigned long dr7, int index) |
793 | d9957a8b | blueswir1 | { |
794 | d9957a8b | blueswir1 | int len = ((dr7 >> (DR7_LEN_SHIFT + (index * 2))) & 3); |
795 | d9957a8b | blueswir1 | return (len == 2) ? 8 : len + 1; |
796 | d9957a8b | blueswir1 | } |
797 | d9957a8b | blueswir1 | |
798 | d9957a8b | blueswir1 | void hw_breakpoint_insert(CPUX86State *env, int index); |
799 | d9957a8b | blueswir1 | void hw_breakpoint_remove(CPUX86State *env, int index); |
800 | d9957a8b | blueswir1 | int check_hw_breakpoints(CPUX86State *env, int force_dr6_update); |
801 | d9957a8b | blueswir1 | |
802 | d9957a8b | blueswir1 | /* will be suppressed */
|
803 | d9957a8b | blueswir1 | void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);
|
804 | d9957a8b | blueswir1 | void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3);
|
805 | d9957a8b | blueswir1 | void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4);
|
806 | d9957a8b | blueswir1 | |
807 | d9957a8b | blueswir1 | /* hw/apic.c */
|
808 | 14ce26e7 | bellard | void cpu_set_apic_base(CPUX86State *env, uint64_t val);
|
809 | 14ce26e7 | bellard | uint64_t cpu_get_apic_base(CPUX86State *env); |
810 | 9230e66e | bellard | void cpu_set_apic_tpr(CPUX86State *env, uint8_t val);
|
811 | 9230e66e | bellard | #ifndef NO_CPU_IO_DEFS
|
812 | 9230e66e | bellard | uint8_t cpu_get_apic_tpr(CPUX86State *env); |
813 | 9230e66e | bellard | #endif
|
814 | 14ce26e7 | bellard | |
815 | d9957a8b | blueswir1 | /* hw/pc.c */
|
816 | d9957a8b | blueswir1 | void cpu_smm_update(CPUX86State *env);
|
817 | d9957a8b | blueswir1 | uint64_t cpu_get_tsc(CPUX86State *env); |
818 | 6fd805e1 | aliguori | |
819 | 2c0262af | bellard | /* used to debug */
|
820 | 2c0262af | bellard | #define X86_DUMP_FPU 0x0001 /* dump FPU state too */ |
821 | 2c0262af | bellard | #define X86_DUMP_CCOP 0x0002 /* dump qemu flag cache */ |
822 | 2c0262af | bellard | |
823 | 640f42e4 | blueswir1 | #ifdef CONFIG_KQEMU
|
824 | f1c85677 | bellard | static inline int cpu_get_time_fast(void) |
825 | f1c85677 | bellard | { |
826 | f1c85677 | bellard | int low, high;
|
827 | f1c85677 | bellard | asm volatile("rdtsc" : "=a" (low), "=d" (high)); |
828 | f1c85677 | bellard | return low;
|
829 | f1c85677 | bellard | } |
830 | f1c85677 | bellard | #endif
|
831 | f1c85677 | bellard | |
832 | 2c0262af | bellard | #define TARGET_PAGE_BITS 12 |
833 | 9467d44c | ths | |
834 | 9467d44c | ths | #define cpu_init cpu_x86_init
|
835 | 9467d44c | ths | #define cpu_exec cpu_x86_exec
|
836 | 9467d44c | ths | #define cpu_gen_code cpu_x86_gen_code
|
837 | 9467d44c | ths | #define cpu_signal_handler cpu_x86_signal_handler
|
838 | a049de61 | bellard | #define cpu_list x86_cpu_list
|
839 | 9467d44c | ths | |
840 | 165d9b82 | aliguori | #define CPU_SAVE_VERSION 8 |
841 | b3c7724c | pbrook | |
842 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
843 | 6ebbf390 | j_mayer | #define MMU_MODE0_SUFFIX _kernel
|
844 | 6ebbf390 | j_mayer | #define MMU_MODE1_SUFFIX _user
|
845 | 6ebbf390 | j_mayer | #define MMU_USER_IDX 1 |
846 | 6ebbf390 | j_mayer | static inline int cpu_mmu_index (CPUState *env) |
847 | 6ebbf390 | j_mayer | { |
848 | 6ebbf390 | j_mayer | return (env->hflags & HF_CPL_MASK) == 3 ? 1 : 0; |
849 | 6ebbf390 | j_mayer | } |
850 | 6ebbf390 | j_mayer | |
851 | d9957a8b | blueswir1 | /* translate.c */
|
852 | 26a5f13b | bellard | void optimize_flags_init(void); |
853 | 26a5f13b | bellard | |
854 | b6abf97d | bellard | typedef struct CCTable { |
855 | b6abf97d | bellard | int (*compute_all)(void); /* return all the flags */ |
856 | b6abf97d | bellard | int (*compute_c)(void); /* return the C flag */ |
857 | b6abf97d | bellard | } CCTable; |
858 | b6abf97d | bellard | |
859 | 6e68e076 | pbrook | #if defined(CONFIG_USER_ONLY)
|
860 | 6e68e076 | pbrook | static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
861 | 6e68e076 | pbrook | { |
862 | f8ed7070 | pbrook | if (newsp)
|
863 | 6e68e076 | pbrook | env->regs[R_ESP] = newsp; |
864 | 6e68e076 | pbrook | env->regs[R_EAX] = 0;
|
865 | 6e68e076 | pbrook | } |
866 | 6e68e076 | pbrook | #endif
|
867 | 6e68e076 | pbrook | |
868 | 2c0262af | bellard | #include "cpu-all.h" |
869 | 622ed360 | aliguori | #include "exec-all.h" |
870 | 2c0262af | bellard | |
871 | 0573fbfc | ths | #include "svm.h" |
872 | 0573fbfc | ths | |
873 | 622ed360 | aliguori | static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb) |
874 | 622ed360 | aliguori | { |
875 | 622ed360 | aliguori | env->eip = tb->pc - tb->cs_base; |
876 | 622ed360 | aliguori | } |
877 | 622ed360 | aliguori | |
878 | 6b917547 | aliguori | static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc, |
879 | 6b917547 | aliguori | target_ulong *cs_base, int *flags)
|
880 | 6b917547 | aliguori | { |
881 | 6b917547 | aliguori | *cs_base = env->segs[R_CS].base; |
882 | 6b917547 | aliguori | *pc = *cs_base + env->eip; |
883 | 6b917547 | aliguori | *flags = env->hflags | (env->eflags & (IOPL_MASK | TF_MASK | VM_MASK)); |
884 | 6b917547 | aliguori | } |
885 | 6b917547 | aliguori | |
886 | 2c0262af | bellard | #endif /* CPU_I386_H */ |