root / hw / pc.c @ b23b0fd0
History | View | Annotate | Download (32.9 kB)
1 |
/*
|
---|---|
2 |
* QEMU PC System Emulator
|
3 |
*
|
4 |
* Copyright (c) 2003-2004 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "pc.h" |
26 |
#include "fdc.h" |
27 |
#include "pci.h" |
28 |
#include "block.h" |
29 |
#include "sysemu.h" |
30 |
#include "audio/audio.h" |
31 |
#include "net.h" |
32 |
#include "smbus.h" |
33 |
#include "boards.h" |
34 |
#include "monitor.h" |
35 |
#include "fw_cfg.h" |
36 |
#include "virtio-blk.h" |
37 |
#include "virtio-balloon.h" |
38 |
#include "virtio-console.h" |
39 |
#include "hpet_emul.h" |
40 |
#include "watchdog.h" |
41 |
#include "smbios.h" |
42 |
|
43 |
/* output Bochs bios info messages */
|
44 |
//#define DEBUG_BIOS
|
45 |
|
46 |
#define BIOS_FILENAME "bios.bin" |
47 |
#define VGABIOS_FILENAME "vgabios.bin" |
48 |
#define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin" |
49 |
|
50 |
#define PC_MAX_BIOS_SIZE (4 * 1024 * 1024) |
51 |
|
52 |
/* Leave a chunk of memory at the top of RAM for the BIOS ACPI tables. */
|
53 |
#define ACPI_DATA_SIZE 0x10000 |
54 |
#define BIOS_CFG_IOPORT 0x510 |
55 |
#define FW_CFG_ACPI_TABLES (FW_CFG_ARCH_LOCAL + 0) |
56 |
#define FW_CFG_SMBIOS_ENTRIES (FW_CFG_ARCH_LOCAL + 1) |
57 |
|
58 |
#define MAX_IDE_BUS 2 |
59 |
|
60 |
static fdctrl_t *floppy_controller;
|
61 |
static RTCState *rtc_state;
|
62 |
static PITState *pit;
|
63 |
static IOAPICState *ioapic;
|
64 |
static PCIDevice *i440fx_state;
|
65 |
|
66 |
static void ioport80_write(void *opaque, uint32_t addr, uint32_t data) |
67 |
{ |
68 |
} |
69 |
|
70 |
/* MSDOS compatibility mode FPU exception support */
|
71 |
static qemu_irq ferr_irq;
|
72 |
/* XXX: add IGNNE support */
|
73 |
void cpu_set_ferr(CPUX86State *s)
|
74 |
{ |
75 |
qemu_irq_raise(ferr_irq); |
76 |
} |
77 |
|
78 |
static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data) |
79 |
{ |
80 |
qemu_irq_lower(ferr_irq); |
81 |
} |
82 |
|
83 |
/* TSC handling */
|
84 |
uint64_t cpu_get_tsc(CPUX86State *env) |
85 |
{ |
86 |
/* Note: when using kqemu, it is more logical to return the host TSC
|
87 |
because kqemu does not trap the RDTSC instruction for
|
88 |
performance reasons */
|
89 |
#ifdef CONFIG_KQEMU
|
90 |
if (env->kqemu_enabled) {
|
91 |
return cpu_get_real_ticks();
|
92 |
} else
|
93 |
#endif
|
94 |
{ |
95 |
return cpu_get_ticks();
|
96 |
} |
97 |
} |
98 |
|
99 |
/* SMM support */
|
100 |
void cpu_smm_update(CPUState *env)
|
101 |
{ |
102 |
if (i440fx_state && env == first_cpu)
|
103 |
i440fx_set_smm(i440fx_state, (env->hflags >> HF_SMM_SHIFT) & 1);
|
104 |
} |
105 |
|
106 |
|
107 |
/* IRQ handling */
|
108 |
int cpu_get_pic_interrupt(CPUState *env)
|
109 |
{ |
110 |
int intno;
|
111 |
|
112 |
intno = apic_get_interrupt(env); |
113 |
if (intno >= 0) { |
114 |
/* set irq request if a PIC irq is still pending */
|
115 |
/* XXX: improve that */
|
116 |
pic_update_irq(isa_pic); |
117 |
return intno;
|
118 |
} |
119 |
/* read the irq from the PIC */
|
120 |
if (!apic_accept_pic_intr(env))
|
121 |
return -1; |
122 |
|
123 |
intno = pic_read_irq(isa_pic); |
124 |
return intno;
|
125 |
} |
126 |
|
127 |
static void pic_irq_request(void *opaque, int irq, int level) |
128 |
{ |
129 |
CPUState *env = first_cpu; |
130 |
|
131 |
if (env->apic_state) {
|
132 |
while (env) {
|
133 |
if (apic_accept_pic_intr(env))
|
134 |
apic_deliver_pic_intr(env, level); |
135 |
env = env->next_cpu; |
136 |
} |
137 |
} else {
|
138 |
if (level)
|
139 |
cpu_interrupt(env, CPU_INTERRUPT_HARD); |
140 |
else
|
141 |
cpu_reset_interrupt(env, CPU_INTERRUPT_HARD); |
142 |
} |
143 |
} |
144 |
|
145 |
/* PC cmos mappings */
|
146 |
|
147 |
#define REG_EQUIPMENT_BYTE 0x14 |
148 |
|
149 |
static int cmos_get_fd_drive_type(int fd0) |
150 |
{ |
151 |
int val;
|
152 |
|
153 |
switch (fd0) {
|
154 |
case 0: |
155 |
/* 1.44 Mb 3"5 drive */
|
156 |
val = 4;
|
157 |
break;
|
158 |
case 1: |
159 |
/* 2.88 Mb 3"5 drive */
|
160 |
val = 5;
|
161 |
break;
|
162 |
case 2: |
163 |
/* 1.2 Mb 5"5 drive */
|
164 |
val = 2;
|
165 |
break;
|
166 |
default:
|
167 |
val = 0;
|
168 |
break;
|
169 |
} |
170 |
return val;
|
171 |
} |
172 |
|
173 |
static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd) |
174 |
{ |
175 |
RTCState *s = rtc_state; |
176 |
int cylinders, heads, sectors;
|
177 |
bdrv_get_geometry_hint(hd, &cylinders, &heads, §ors); |
178 |
rtc_set_memory(s, type_ofs, 47);
|
179 |
rtc_set_memory(s, info_ofs, cylinders); |
180 |
rtc_set_memory(s, info_ofs + 1, cylinders >> 8); |
181 |
rtc_set_memory(s, info_ofs + 2, heads);
|
182 |
rtc_set_memory(s, info_ofs + 3, 0xff); |
183 |
rtc_set_memory(s, info_ofs + 4, 0xff); |
184 |
rtc_set_memory(s, info_ofs + 5, 0xc0 | ((heads > 8) << 3)); |
185 |
rtc_set_memory(s, info_ofs + 6, cylinders);
|
186 |
rtc_set_memory(s, info_ofs + 7, cylinders >> 8); |
187 |
rtc_set_memory(s, info_ofs + 8, sectors);
|
188 |
} |
189 |
|
190 |
/* convert boot_device letter to something recognizable by the bios */
|
191 |
static int boot_device2nibble(char boot_device) |
192 |
{ |
193 |
switch(boot_device) {
|
194 |
case 'a': |
195 |
case 'b': |
196 |
return 0x01; /* floppy boot */ |
197 |
case 'c': |
198 |
return 0x02; /* hard drive boot */ |
199 |
case 'd': |
200 |
return 0x03; /* CD-ROM boot */ |
201 |
case 'n': |
202 |
return 0x04; /* Network boot */ |
203 |
} |
204 |
return 0; |
205 |
} |
206 |
|
207 |
/* copy/pasted from cmos_init, should be made a general function
|
208 |
and used there as well */
|
209 |
static int pc_boot_set(void *opaque, const char *boot_device) |
210 |
{ |
211 |
Monitor *mon = cur_mon; |
212 |
#define PC_MAX_BOOT_DEVICES 3 |
213 |
RTCState *s = (RTCState *)opaque; |
214 |
int nbds, bds[3] = { 0, }; |
215 |
int i;
|
216 |
|
217 |
nbds = strlen(boot_device); |
218 |
if (nbds > PC_MAX_BOOT_DEVICES) {
|
219 |
monitor_printf(mon, "Too many boot devices for PC\n");
|
220 |
return(1); |
221 |
} |
222 |
for (i = 0; i < nbds; i++) { |
223 |
bds[i] = boot_device2nibble(boot_device[i]); |
224 |
if (bds[i] == 0) { |
225 |
monitor_printf(mon, "Invalid boot device for PC: '%c'\n",
|
226 |
boot_device[i]); |
227 |
return(1); |
228 |
} |
229 |
} |
230 |
rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); |
231 |
rtc_set_memory(s, 0x38, (bds[2] << 4)); |
232 |
return(0); |
233 |
} |
234 |
|
235 |
/* hd_table must contain 4 block drivers */
|
236 |
static void cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size, |
237 |
const char *boot_device, BlockDriverState **hd_table) |
238 |
{ |
239 |
RTCState *s = rtc_state; |
240 |
int nbds, bds[3] = { 0, }; |
241 |
int val;
|
242 |
int fd0, fd1, nb;
|
243 |
int i;
|
244 |
|
245 |
/* various important CMOS locations needed by PC/Bochs bios */
|
246 |
|
247 |
/* memory size */
|
248 |
val = 640; /* base memory in K */ |
249 |
rtc_set_memory(s, 0x15, val);
|
250 |
rtc_set_memory(s, 0x16, val >> 8); |
251 |
|
252 |
val = (ram_size / 1024) - 1024; |
253 |
if (val > 65535) |
254 |
val = 65535;
|
255 |
rtc_set_memory(s, 0x17, val);
|
256 |
rtc_set_memory(s, 0x18, val >> 8); |
257 |
rtc_set_memory(s, 0x30, val);
|
258 |
rtc_set_memory(s, 0x31, val >> 8); |
259 |
|
260 |
if (above_4g_mem_size) {
|
261 |
rtc_set_memory(s, 0x5b, (unsigned int)above_4g_mem_size >> 16); |
262 |
rtc_set_memory(s, 0x5c, (unsigned int)above_4g_mem_size >> 24); |
263 |
rtc_set_memory(s, 0x5d, (uint64_t)above_4g_mem_size >> 32); |
264 |
} |
265 |
|
266 |
if (ram_size > (16 * 1024 * 1024)) |
267 |
val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536); |
268 |
else
|
269 |
val = 0;
|
270 |
if (val > 65535) |
271 |
val = 65535;
|
272 |
rtc_set_memory(s, 0x34, val);
|
273 |
rtc_set_memory(s, 0x35, val >> 8); |
274 |
|
275 |
/* set the number of CPU */
|
276 |
rtc_set_memory(s, 0x5f, smp_cpus - 1); |
277 |
|
278 |
/* set boot devices, and disable floppy signature check if requested */
|
279 |
#define PC_MAX_BOOT_DEVICES 3 |
280 |
nbds = strlen(boot_device); |
281 |
if (nbds > PC_MAX_BOOT_DEVICES) {
|
282 |
fprintf(stderr, "Too many boot devices for PC\n");
|
283 |
exit(1);
|
284 |
} |
285 |
for (i = 0; i < nbds; i++) { |
286 |
bds[i] = boot_device2nibble(boot_device[i]); |
287 |
if (bds[i] == 0) { |
288 |
fprintf(stderr, "Invalid boot device for PC: '%c'\n",
|
289 |
boot_device[i]); |
290 |
exit(1);
|
291 |
} |
292 |
} |
293 |
rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); |
294 |
rtc_set_memory(s, 0x38, (bds[2] << 4) | (fd_bootchk ? 0x0 : 0x1)); |
295 |
|
296 |
/* floppy type */
|
297 |
|
298 |
fd0 = fdctrl_get_drive_type(floppy_controller, 0);
|
299 |
fd1 = fdctrl_get_drive_type(floppy_controller, 1);
|
300 |
|
301 |
val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1);
|
302 |
rtc_set_memory(s, 0x10, val);
|
303 |
|
304 |
val = 0;
|
305 |
nb = 0;
|
306 |
if (fd0 < 3) |
307 |
nb++; |
308 |
if (fd1 < 3) |
309 |
nb++; |
310 |
switch (nb) {
|
311 |
case 0: |
312 |
break;
|
313 |
case 1: |
314 |
val |= 0x01; /* 1 drive, ready for boot */ |
315 |
break;
|
316 |
case 2: |
317 |
val |= 0x41; /* 2 drives, ready for boot */ |
318 |
break;
|
319 |
} |
320 |
val |= 0x02; /* FPU is there */ |
321 |
val |= 0x04; /* PS/2 mouse installed */ |
322 |
rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); |
323 |
|
324 |
/* hard drives */
|
325 |
|
326 |
rtc_set_memory(s, 0x12, (hd_table[0] ? 0xf0 : 0) | (hd_table[1] ? 0x0f : 0)); |
327 |
if (hd_table[0]) |
328 |
cmos_init_hd(0x19, 0x1b, hd_table[0]); |
329 |
if (hd_table[1]) |
330 |
cmos_init_hd(0x1a, 0x24, hd_table[1]); |
331 |
|
332 |
val = 0;
|
333 |
for (i = 0; i < 4; i++) { |
334 |
if (hd_table[i]) {
|
335 |
int cylinders, heads, sectors, translation;
|
336 |
/* NOTE: bdrv_get_geometry_hint() returns the physical
|
337 |
geometry. It is always such that: 1 <= sects <= 63, 1
|
338 |
<= heads <= 16, 1 <= cylinders <= 16383. The BIOS
|
339 |
geometry can be different if a translation is done. */
|
340 |
translation = bdrv_get_translation_hint(hd_table[i]); |
341 |
if (translation == BIOS_ATA_TRANSLATION_AUTO) {
|
342 |
bdrv_get_geometry_hint(hd_table[i], &cylinders, &heads, §ors); |
343 |
if (cylinders <= 1024 && heads <= 16 && sectors <= 63) { |
344 |
/* No translation. */
|
345 |
translation = 0;
|
346 |
} else {
|
347 |
/* LBA translation. */
|
348 |
translation = 1;
|
349 |
} |
350 |
} else {
|
351 |
translation--; |
352 |
} |
353 |
val |= translation << (i * 2);
|
354 |
} |
355 |
} |
356 |
rtc_set_memory(s, 0x39, val);
|
357 |
} |
358 |
|
359 |
void ioport_set_a20(int enable) |
360 |
{ |
361 |
/* XXX: send to all CPUs ? */
|
362 |
cpu_x86_set_a20(first_cpu, enable); |
363 |
} |
364 |
|
365 |
int ioport_get_a20(void) |
366 |
{ |
367 |
return ((first_cpu->a20_mask >> 20) & 1); |
368 |
} |
369 |
|
370 |
static void ioport92_write(void *opaque, uint32_t addr, uint32_t val) |
371 |
{ |
372 |
ioport_set_a20((val >> 1) & 1); |
373 |
/* XXX: bit 0 is fast reset */
|
374 |
} |
375 |
|
376 |
static uint32_t ioport92_read(void *opaque, uint32_t addr) |
377 |
{ |
378 |
return ioport_get_a20() << 1; |
379 |
} |
380 |
|
381 |
/***********************************************************/
|
382 |
/* Bochs BIOS debug ports */
|
383 |
|
384 |
static void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val) |
385 |
{ |
386 |
static const char shutdown_str[8] = "Shutdown"; |
387 |
static int shutdown_index = 0; |
388 |
|
389 |
switch(addr) {
|
390 |
/* Bochs BIOS messages */
|
391 |
case 0x400: |
392 |
case 0x401: |
393 |
fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val);
|
394 |
exit(1);
|
395 |
case 0x402: |
396 |
case 0x403: |
397 |
#ifdef DEBUG_BIOS
|
398 |
fprintf(stderr, "%c", val);
|
399 |
#endif
|
400 |
break;
|
401 |
case 0x8900: |
402 |
/* same as Bochs power off */
|
403 |
if (val == shutdown_str[shutdown_index]) {
|
404 |
shutdown_index++; |
405 |
if (shutdown_index == 8) { |
406 |
shutdown_index = 0;
|
407 |
qemu_system_shutdown_request(); |
408 |
} |
409 |
} else {
|
410 |
shutdown_index = 0;
|
411 |
} |
412 |
break;
|
413 |
|
414 |
/* LGPL'ed VGA BIOS messages */
|
415 |
case 0x501: |
416 |
case 0x502: |
417 |
fprintf(stderr, "VGA BIOS panic, line %d\n", val);
|
418 |
exit(1);
|
419 |
case 0x500: |
420 |
case 0x503: |
421 |
#ifdef DEBUG_BIOS
|
422 |
fprintf(stderr, "%c", val);
|
423 |
#endif
|
424 |
break;
|
425 |
} |
426 |
} |
427 |
|
428 |
extern uint64_t node_cpumask[MAX_NODES];
|
429 |
|
430 |
static void bochs_bios_init(void) |
431 |
{ |
432 |
void *fw_cfg;
|
433 |
uint8_t *smbios_table; |
434 |
size_t smbios_len; |
435 |
uint64_t *numa_fw_cfg; |
436 |
int i, j;
|
437 |
|
438 |
register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL); |
439 |
register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL); |
440 |
register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL); |
441 |
register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL); |
442 |
register_ioport_write(0x8900, 1, 1, bochs_bios_write, NULL); |
443 |
|
444 |
register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL); |
445 |
register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL); |
446 |
register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL); |
447 |
register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL); |
448 |
|
449 |
fw_cfg = fw_cfg_init(BIOS_CFG_IOPORT, BIOS_CFG_IOPORT + 1, 0, 0); |
450 |
fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1);
|
451 |
fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); |
452 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_ACPI_TABLES, (uint8_t *)acpi_tables, |
453 |
acpi_tables_len); |
454 |
|
455 |
smbios_table = smbios_get_table(&smbios_len); |
456 |
if (smbios_table)
|
457 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_SMBIOS_ENTRIES, |
458 |
smbios_table, smbios_len); |
459 |
|
460 |
/* allocate memory for the NUMA channel: one (64bit) word for the number
|
461 |
* of nodes, one word for each VCPU->node and one word for each node to
|
462 |
* hold the amount of memory.
|
463 |
*/
|
464 |
numa_fw_cfg = qemu_mallocz((1 + smp_cpus + nb_numa_nodes) * 8); |
465 |
numa_fw_cfg[0] = cpu_to_le64(nb_numa_nodes);
|
466 |
for (i = 0; i < smp_cpus; i++) { |
467 |
for (j = 0; j < nb_numa_nodes; j++) { |
468 |
if (node_cpumask[j] & (1 << i)) { |
469 |
numa_fw_cfg[i + 1] = cpu_to_le64(j);
|
470 |
break;
|
471 |
} |
472 |
} |
473 |
} |
474 |
for (i = 0; i < nb_numa_nodes; i++) { |
475 |
numa_fw_cfg[smp_cpus + 1 + i] = cpu_to_le64(node_mem[i]);
|
476 |
} |
477 |
fw_cfg_add_bytes(fw_cfg, FW_CFG_NUMA, (uint8_t *)numa_fw_cfg, |
478 |
(1 + smp_cpus + nb_numa_nodes) * 8); |
479 |
} |
480 |
|
481 |
/* Generate an initial boot sector which sets state and jump to
|
482 |
a specified vector */
|
483 |
static void generate_bootsect(target_phys_addr_t option_rom, |
484 |
uint32_t gpr[8], uint16_t segs[6], uint16_t ip) |
485 |
{ |
486 |
uint8_t rom[512], *p, *reloc;
|
487 |
uint8_t sum; |
488 |
int i;
|
489 |
|
490 |
memset(rom, 0, sizeof(rom)); |
491 |
|
492 |
p = rom; |
493 |
/* Make sure we have an option rom signature */
|
494 |
*p++ = 0x55;
|
495 |
*p++ = 0xaa;
|
496 |
|
497 |
/* ROM size in sectors*/
|
498 |
*p++ = 1;
|
499 |
|
500 |
/* Hook int19 */
|
501 |
|
502 |
*p++ = 0x50; /* push ax */ |
503 |
*p++ = 0x1e; /* push ds */ |
504 |
*p++ = 0x31; *p++ = 0xc0; /* xor ax, ax */ |
505 |
*p++ = 0x8e; *p++ = 0xd8; /* mov ax, ds */ |
506 |
|
507 |
*p++ = 0xc7; *p++ = 0x06; /* movvw _start,0x64 */ |
508 |
*p++ = 0x64; *p++ = 0x00; |
509 |
reloc = p; |
510 |
*p++ = 0x00; *p++ = 0x00; |
511 |
|
512 |
*p++ = 0x8c; *p++ = 0x0e; /* mov cs,0x66 */ |
513 |
*p++ = 0x66; *p++ = 0x00; |
514 |
|
515 |
*p++ = 0x1f; /* pop ds */ |
516 |
*p++ = 0x58; /* pop ax */ |
517 |
*p++ = 0xcb; /* lret */ |
518 |
|
519 |
/* Actual code */
|
520 |
*reloc = (p - rom); |
521 |
|
522 |
*p++ = 0xfa; /* CLI */ |
523 |
*p++ = 0xfc; /* CLD */ |
524 |
|
525 |
for (i = 0; i < 6; i++) { |
526 |
if (i == 1) /* Skip CS */ |
527 |
continue;
|
528 |
|
529 |
*p++ = 0xb8; /* MOV AX,imm16 */ |
530 |
*p++ = segs[i]; |
531 |
*p++ = segs[i] >> 8;
|
532 |
*p++ = 0x8e; /* MOV <seg>,AX */ |
533 |
*p++ = 0xc0 + (i << 3); |
534 |
} |
535 |
|
536 |
for (i = 0; i < 8; i++) { |
537 |
*p++ = 0x66; /* 32-bit operand size */ |
538 |
*p++ = 0xb8 + i; /* MOV <reg>,imm32 */ |
539 |
*p++ = gpr[i]; |
540 |
*p++ = gpr[i] >> 8;
|
541 |
*p++ = gpr[i] >> 16;
|
542 |
*p++ = gpr[i] >> 24;
|
543 |
} |
544 |
|
545 |
*p++ = 0xea; /* JMP FAR */ |
546 |
*p++ = ip; /* IP */
|
547 |
*p++ = ip >> 8;
|
548 |
*p++ = segs[1]; /* CS */ |
549 |
*p++ = segs[1] >> 8; |
550 |
|
551 |
/* sign rom */
|
552 |
sum = 0;
|
553 |
for (i = 0; i < (sizeof(rom) - 1); i++) |
554 |
sum += rom[i]; |
555 |
rom[sizeof(rom) - 1] = -sum; |
556 |
|
557 |
cpu_physical_memory_write_rom(option_rom, rom, sizeof(rom));
|
558 |
} |
559 |
|
560 |
static long get_file_size(FILE *f) |
561 |
{ |
562 |
long where, size;
|
563 |
|
564 |
/* XXX: on Unix systems, using fstat() probably makes more sense */
|
565 |
|
566 |
where = ftell(f); |
567 |
fseek(f, 0, SEEK_END);
|
568 |
size = ftell(f); |
569 |
fseek(f, where, SEEK_SET); |
570 |
|
571 |
return size;
|
572 |
} |
573 |
|
574 |
static void load_linux(target_phys_addr_t option_rom, |
575 |
const char *kernel_filename, |
576 |
const char *initrd_filename, |
577 |
const char *kernel_cmdline) |
578 |
{ |
579 |
uint16_t protocol; |
580 |
uint32_t gpr[8];
|
581 |
uint16_t seg[6];
|
582 |
uint16_t real_seg; |
583 |
int setup_size, kernel_size, initrd_size, cmdline_size;
|
584 |
uint32_t initrd_max; |
585 |
uint8_t header[1024];
|
586 |
target_phys_addr_t real_addr, prot_addr, cmdline_addr, initrd_addr; |
587 |
FILE *f, *fi; |
588 |
|
589 |
/* Align to 16 bytes as a paranoia measure */
|
590 |
cmdline_size = (strlen(kernel_cmdline)+16) & ~15; |
591 |
|
592 |
/* load the kernel header */
|
593 |
f = fopen(kernel_filename, "rb");
|
594 |
if (!f || !(kernel_size = get_file_size(f)) ||
|
595 |
fread(header, 1, 1024, f) != 1024) { |
596 |
fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
597 |
kernel_filename); |
598 |
exit(1);
|
599 |
} |
600 |
|
601 |
/* kernel protocol version */
|
602 |
#if 0
|
603 |
fprintf(stderr, "header magic: %#x\n", ldl_p(header+0x202));
|
604 |
#endif
|
605 |
if (ldl_p(header+0x202) == 0x53726448) |
606 |
protocol = lduw_p(header+0x206);
|
607 |
else
|
608 |
protocol = 0;
|
609 |
|
610 |
if (protocol < 0x200 || !(header[0x211] & 0x01)) { |
611 |
/* Low kernel */
|
612 |
real_addr = 0x90000;
|
613 |
cmdline_addr = 0x9a000 - cmdline_size;
|
614 |
prot_addr = 0x10000;
|
615 |
} else if (protocol < 0x202) { |
616 |
/* High but ancient kernel */
|
617 |
real_addr = 0x90000;
|
618 |
cmdline_addr = 0x9a000 - cmdline_size;
|
619 |
prot_addr = 0x100000;
|
620 |
} else {
|
621 |
/* High and recent kernel */
|
622 |
real_addr = 0x10000;
|
623 |
cmdline_addr = 0x20000;
|
624 |
prot_addr = 0x100000;
|
625 |
} |
626 |
|
627 |
#if 0
|
628 |
fprintf(stderr,
|
629 |
"qemu: real_addr = 0x" TARGET_FMT_plx "\n"
|
630 |
"qemu: cmdline_addr = 0x" TARGET_FMT_plx "\n"
|
631 |
"qemu: prot_addr = 0x" TARGET_FMT_plx "\n",
|
632 |
real_addr,
|
633 |
cmdline_addr,
|
634 |
prot_addr);
|
635 |
#endif
|
636 |
|
637 |
/* highest address for loading the initrd */
|
638 |
if (protocol >= 0x203) |
639 |
initrd_max = ldl_p(header+0x22c);
|
640 |
else
|
641 |
initrd_max = 0x37ffffff;
|
642 |
|
643 |
if (initrd_max >= ram_size-ACPI_DATA_SIZE)
|
644 |
initrd_max = ram_size-ACPI_DATA_SIZE-1;
|
645 |
|
646 |
/* kernel command line */
|
647 |
pstrcpy_targphys(cmdline_addr, 4096, kernel_cmdline);
|
648 |
|
649 |
if (protocol >= 0x202) { |
650 |
stl_p(header+0x228, cmdline_addr);
|
651 |
} else {
|
652 |
stw_p(header+0x20, 0xA33F); |
653 |
stw_p(header+0x22, cmdline_addr-real_addr);
|
654 |
} |
655 |
|
656 |
/* loader type */
|
657 |
/* High nybble = B reserved for Qemu; low nybble is revision number.
|
658 |
If this code is substantially changed, you may want to consider
|
659 |
incrementing the revision. */
|
660 |
if (protocol >= 0x200) |
661 |
header[0x210] = 0xB0; |
662 |
|
663 |
/* heap */
|
664 |
if (protocol >= 0x201) { |
665 |
header[0x211] |= 0x80; /* CAN_USE_HEAP */ |
666 |
stw_p(header+0x224, cmdline_addr-real_addr-0x200); |
667 |
} |
668 |
|
669 |
/* load initrd */
|
670 |
if (initrd_filename) {
|
671 |
if (protocol < 0x200) { |
672 |
fprintf(stderr, "qemu: linux kernel too old to load a ram disk\n");
|
673 |
exit(1);
|
674 |
} |
675 |
|
676 |
fi = fopen(initrd_filename, "rb");
|
677 |
if (!fi) {
|
678 |
fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
679 |
initrd_filename); |
680 |
exit(1);
|
681 |
} |
682 |
|
683 |
initrd_size = get_file_size(fi); |
684 |
initrd_addr = (initrd_max-initrd_size) & ~4095;
|
685 |
|
686 |
fprintf(stderr, "qemu: loading initrd (%#x bytes) at 0x" TARGET_FMT_plx
|
687 |
"\n", initrd_size, initrd_addr);
|
688 |
|
689 |
if (!fread_targphys_ok(initrd_addr, initrd_size, fi)) {
|
690 |
fprintf(stderr, "qemu: read error on initial ram disk '%s'\n",
|
691 |
initrd_filename); |
692 |
exit(1);
|
693 |
} |
694 |
fclose(fi); |
695 |
|
696 |
stl_p(header+0x218, initrd_addr);
|
697 |
stl_p(header+0x21c, initrd_size);
|
698 |
} |
699 |
|
700 |
/* store the finalized header and load the rest of the kernel */
|
701 |
cpu_physical_memory_write(real_addr, header, 1024);
|
702 |
|
703 |
setup_size = header[0x1f1];
|
704 |
if (setup_size == 0) |
705 |
setup_size = 4;
|
706 |
|
707 |
setup_size = (setup_size+1)*512; |
708 |
kernel_size -= setup_size; /* Size of protected-mode code */
|
709 |
|
710 |
if (!fread_targphys_ok(real_addr+1024, setup_size-1024, f) || |
711 |
!fread_targphys_ok(prot_addr, kernel_size, f)) { |
712 |
fprintf(stderr, "qemu: read error on kernel '%s'\n",
|
713 |
kernel_filename); |
714 |
exit(1);
|
715 |
} |
716 |
fclose(f); |
717 |
|
718 |
/* generate bootsector to set up the initial register state */
|
719 |
real_seg = real_addr >> 4;
|
720 |
seg[0] = seg[2] = seg[3] = seg[4] = seg[4] = real_seg; |
721 |
seg[1] = real_seg+0x20; /* CS */ |
722 |
memset(gpr, 0, sizeof gpr); |
723 |
gpr[4] = cmdline_addr-real_addr-16; /* SP (-16 is paranoia) */ |
724 |
|
725 |
generate_bootsect(option_rom, gpr, seg, 0);
|
726 |
} |
727 |
|
728 |
static void main_cpu_reset(void *opaque) |
729 |
{ |
730 |
CPUState *env = opaque; |
731 |
cpu_reset(env); |
732 |
} |
733 |
|
734 |
static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
735 |
static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
736 |
static const int ide_irq[2] = { 14, 15 }; |
737 |
|
738 |
#define NE2000_NB_MAX 6 |
739 |
|
740 |
static int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
741 |
static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
742 |
|
743 |
static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 }; |
744 |
static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 }; |
745 |
|
746 |
static int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc }; |
747 |
static int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 }; |
748 |
|
749 |
#ifdef HAS_AUDIO
|
750 |
static void audio_init (PCIBus *pci_bus, qemu_irq *pic) |
751 |
{ |
752 |
struct soundhw *c;
|
753 |
int audio_enabled = 0; |
754 |
|
755 |
for (c = soundhw; !audio_enabled && c->name; ++c) {
|
756 |
audio_enabled = c->enabled; |
757 |
} |
758 |
|
759 |
if (audio_enabled) {
|
760 |
AudioState *s; |
761 |
|
762 |
s = AUD_init (); |
763 |
if (s) {
|
764 |
for (c = soundhw; c->name; ++c) {
|
765 |
if (c->enabled) {
|
766 |
if (c->isa) {
|
767 |
c->init.init_isa (s, pic); |
768 |
} |
769 |
else {
|
770 |
if (pci_bus) {
|
771 |
c->init.init_pci (pci_bus, s); |
772 |
} |
773 |
} |
774 |
} |
775 |
} |
776 |
} |
777 |
} |
778 |
} |
779 |
#endif
|
780 |
|
781 |
static void pc_init_ne2k_isa(NICInfo *nd, qemu_irq *pic) |
782 |
{ |
783 |
static int nb_ne2k = 0; |
784 |
|
785 |
if (nb_ne2k == NE2000_NB_MAX)
|
786 |
return;
|
787 |
isa_ne2000_init(ne2000_io[nb_ne2k], pic[ne2000_irq[nb_ne2k]], nd); |
788 |
nb_ne2k++; |
789 |
} |
790 |
|
791 |
static int load_option_rom(const char *oprom, target_phys_addr_t start, |
792 |
target_phys_addr_t end) |
793 |
{ |
794 |
int size;
|
795 |
|
796 |
size = get_image_size(oprom); |
797 |
if (size > 0 && start + size > end) { |
798 |
fprintf(stderr, "Not enough space to load option rom '%s'\n",
|
799 |
oprom); |
800 |
exit(1);
|
801 |
} |
802 |
size = load_image_targphys(oprom, start, end - start); |
803 |
if (size < 0) { |
804 |
fprintf(stderr, "Could not load option rom '%s'\n", oprom);
|
805 |
exit(1);
|
806 |
} |
807 |
/* Round up optiom rom size to the next 2k boundary */
|
808 |
size = (size + 2047) & ~2047; |
809 |
return size;
|
810 |
} |
811 |
|
812 |
/* PC hardware initialisation */
|
813 |
static void pc_init1(ram_addr_t ram_size, int vga_ram_size, |
814 |
const char *boot_device, |
815 |
const char *kernel_filename, const char *kernel_cmdline, |
816 |
const char *initrd_filename, |
817 |
int pci_enabled, const char *cpu_model) |
818 |
{ |
819 |
char buf[1024]; |
820 |
int ret, linux_boot, i;
|
821 |
ram_addr_t ram_addr, bios_offset, option_rom_offset; |
822 |
ram_addr_t below_4g_mem_size, above_4g_mem_size = 0;
|
823 |
int bios_size, isa_bios_size, oprom_area_size;
|
824 |
PCIBus *pci_bus; |
825 |
int piix3_devfn = -1; |
826 |
CPUState *env; |
827 |
qemu_irq *cpu_irq; |
828 |
qemu_irq *i8259; |
829 |
int index;
|
830 |
BlockDriverState *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
831 |
BlockDriverState *fd[MAX_FD]; |
832 |
int using_vga = cirrus_vga_enabled || std_vga_enabled || vmsvga_enabled;
|
833 |
|
834 |
if (ram_size >= 0xe0000000 ) { |
835 |
above_4g_mem_size = ram_size - 0xe0000000;
|
836 |
below_4g_mem_size = 0xe0000000;
|
837 |
} else {
|
838 |
below_4g_mem_size = ram_size; |
839 |
} |
840 |
|
841 |
linux_boot = (kernel_filename != NULL);
|
842 |
|
843 |
/* init CPUs */
|
844 |
if (cpu_model == NULL) { |
845 |
#ifdef TARGET_X86_64
|
846 |
cpu_model = "qemu64";
|
847 |
#else
|
848 |
cpu_model = "qemu32";
|
849 |
#endif
|
850 |
} |
851 |
|
852 |
for(i = 0; i < smp_cpus; i++) { |
853 |
env = cpu_init(cpu_model); |
854 |
if (!env) {
|
855 |
fprintf(stderr, "Unable to find x86 CPU definition\n");
|
856 |
exit(1);
|
857 |
} |
858 |
if (i != 0) |
859 |
env->halted = 1;
|
860 |
if (smp_cpus > 1) { |
861 |
/* XXX: enable it in all cases */
|
862 |
env->cpuid_features |= CPUID_APIC; |
863 |
} |
864 |
qemu_register_reset(main_cpu_reset, env); |
865 |
if (pci_enabled) {
|
866 |
apic_init(env); |
867 |
} |
868 |
} |
869 |
|
870 |
vmport_init(); |
871 |
|
872 |
/* allocate RAM */
|
873 |
ram_addr = qemu_ram_alloc(0xa0000);
|
874 |
cpu_register_physical_memory(0, 0xa0000, ram_addr); |
875 |
|
876 |
/* Allocate, even though we won't register, so we don't break the
|
877 |
* phys_ram_base + PA assumption. This range includes vga (0xa0000 - 0xc0000),
|
878 |
* and some bios areas, which will be registered later
|
879 |
*/
|
880 |
ram_addr = qemu_ram_alloc(0x100000 - 0xa0000); |
881 |
ram_addr = qemu_ram_alloc(below_4g_mem_size - 0x100000);
|
882 |
cpu_register_physical_memory(0x100000,
|
883 |
below_4g_mem_size - 0x100000,
|
884 |
ram_addr); |
885 |
|
886 |
/* above 4giga memory allocation */
|
887 |
if (above_4g_mem_size > 0) { |
888 |
ram_addr = qemu_ram_alloc(above_4g_mem_size); |
889 |
cpu_register_physical_memory(0x100000000ULL,
|
890 |
above_4g_mem_size, |
891 |
ram_addr); |
892 |
} |
893 |
|
894 |
|
895 |
/* BIOS load */
|
896 |
if (bios_name == NULL) |
897 |
bios_name = BIOS_FILENAME; |
898 |
snprintf(buf, sizeof(buf), "%s/%s", bios_dir, bios_name); |
899 |
bios_size = get_image_size(buf); |
900 |
if (bios_size <= 0 || |
901 |
(bios_size % 65536) != 0) { |
902 |
goto bios_error;
|
903 |
} |
904 |
bios_offset = qemu_ram_alloc(bios_size); |
905 |
ret = load_image(buf, qemu_get_ram_ptr(bios_offset)); |
906 |
if (ret != bios_size) {
|
907 |
bios_error:
|
908 |
fprintf(stderr, "qemu: could not load PC BIOS '%s'\n", buf);
|
909 |
exit(1);
|
910 |
} |
911 |
/* map the last 128KB of the BIOS in ISA space */
|
912 |
isa_bios_size = bios_size; |
913 |
if (isa_bios_size > (128 * 1024)) |
914 |
isa_bios_size = 128 * 1024; |
915 |
cpu_register_physical_memory(0x100000 - isa_bios_size,
|
916 |
isa_bios_size, |
917 |
(bios_offset + bios_size - isa_bios_size) | IO_MEM_ROM); |
918 |
|
919 |
|
920 |
|
921 |
option_rom_offset = qemu_ram_alloc(0x20000);
|
922 |
oprom_area_size = 0;
|
923 |
cpu_register_physical_memory(0xc0000, 0x20000, option_rom_offset); |
924 |
|
925 |
if (using_vga) {
|
926 |
/* VGA BIOS load */
|
927 |
if (cirrus_vga_enabled) {
|
928 |
snprintf(buf, sizeof(buf), "%s/%s", bios_dir, |
929 |
VGABIOS_CIRRUS_FILENAME); |
930 |
} else {
|
931 |
snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME); |
932 |
} |
933 |
oprom_area_size = load_option_rom(buf, 0xc0000, 0xe0000); |
934 |
} |
935 |
/* Although video roms can grow larger than 0x8000, the area between
|
936 |
* 0xc0000 - 0xc8000 is reserved for them. It means we won't be looking
|
937 |
* for any other kind of option rom inside this area */
|
938 |
if (oprom_area_size < 0x8000) |
939 |
oprom_area_size = 0x8000;
|
940 |
|
941 |
if (linux_boot) {
|
942 |
load_linux(0xc0000 + oprom_area_size,
|
943 |
kernel_filename, initrd_filename, kernel_cmdline); |
944 |
oprom_area_size += 2048;
|
945 |
} |
946 |
|
947 |
for (i = 0; i < nb_option_roms; i++) { |
948 |
oprom_area_size += load_option_rom(option_rom[i], |
949 |
0xc0000 + oprom_area_size, 0xe0000); |
950 |
} |
951 |
|
952 |
/* map all the bios at the top of memory */
|
953 |
cpu_register_physical_memory((uint32_t)(-bios_size), |
954 |
bios_size, bios_offset | IO_MEM_ROM); |
955 |
|
956 |
bochs_bios_init(); |
957 |
|
958 |
cpu_irq = qemu_allocate_irqs(pic_irq_request, NULL, 1); |
959 |
i8259 = i8259_init(cpu_irq[0]);
|
960 |
ferr_irq = i8259[13];
|
961 |
|
962 |
if (pci_enabled) {
|
963 |
pci_bus = i440fx_init(&i440fx_state, i8259); |
964 |
piix3_devfn = piix3_init(pci_bus, -1);
|
965 |
} else {
|
966 |
pci_bus = NULL;
|
967 |
} |
968 |
|
969 |
/* init basic PC hardware */
|
970 |
register_ioport_write(0x80, 1, 1, ioport80_write, NULL); |
971 |
|
972 |
register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL); |
973 |
|
974 |
if (cirrus_vga_enabled) {
|
975 |
if (pci_enabled) {
|
976 |
pci_cirrus_vga_init(pci_bus, vga_ram_size); |
977 |
} else {
|
978 |
isa_cirrus_vga_init(vga_ram_size); |
979 |
} |
980 |
} else if (vmsvga_enabled) { |
981 |
if (pci_enabled)
|
982 |
pci_vmsvga_init(pci_bus, vga_ram_size); |
983 |
else
|
984 |
fprintf(stderr, "%s: vmware_vga: no PCI bus\n", __FUNCTION__);
|
985 |
} else if (std_vga_enabled) { |
986 |
if (pci_enabled) {
|
987 |
pci_vga_init(pci_bus, vga_ram_size, 0, 0); |
988 |
} else {
|
989 |
isa_vga_init(vga_ram_size); |
990 |
} |
991 |
} |
992 |
|
993 |
rtc_state = rtc_init(0x70, i8259[8], 2000); |
994 |
|
995 |
qemu_register_boot_set(pc_boot_set, rtc_state); |
996 |
|
997 |
register_ioport_read(0x92, 1, 1, ioport92_read, NULL); |
998 |
register_ioport_write(0x92, 1, 1, ioport92_write, NULL); |
999 |
|
1000 |
if (pci_enabled) {
|
1001 |
ioapic = ioapic_init(); |
1002 |
} |
1003 |
pit = pit_init(0x40, i8259[0]); |
1004 |
pcspk_init(pit); |
1005 |
if (!no_hpet) {
|
1006 |
hpet_init(i8259); |
1007 |
} |
1008 |
if (pci_enabled) {
|
1009 |
pic_set_alt_irq_func(isa_pic, ioapic_set_irq, ioapic); |
1010 |
} |
1011 |
|
1012 |
for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
1013 |
if (serial_hds[i]) {
|
1014 |
serial_init(serial_io[i], i8259[serial_irq[i]], 115200,
|
1015 |
serial_hds[i]); |
1016 |
} |
1017 |
} |
1018 |
|
1019 |
for(i = 0; i < MAX_PARALLEL_PORTS; i++) { |
1020 |
if (parallel_hds[i]) {
|
1021 |
parallel_init(parallel_io[i], i8259[parallel_irq[i]], |
1022 |
parallel_hds[i]); |
1023 |
} |
1024 |
} |
1025 |
|
1026 |
watchdog_pc_init(pci_bus); |
1027 |
|
1028 |
for(i = 0; i < nb_nics; i++) { |
1029 |
NICInfo *nd = &nd_table[i]; |
1030 |
|
1031 |
if (!pci_enabled || (nd->model && strcmp(nd->model, "ne2k_isa") == 0)) |
1032 |
pc_init_ne2k_isa(nd, i8259); |
1033 |
else
|
1034 |
pci_nic_init(pci_bus, nd, -1, "ne2k_pci"); |
1035 |
} |
1036 |
|
1037 |
qemu_system_hot_add_init(); |
1038 |
|
1039 |
if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
|
1040 |
fprintf(stderr, "qemu: too many IDE bus\n");
|
1041 |
exit(1);
|
1042 |
} |
1043 |
|
1044 |
for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) { |
1045 |
index = drive_get_index(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS); |
1046 |
if (index != -1) |
1047 |
hd[i] = drives_table[index].bdrv; |
1048 |
else
|
1049 |
hd[i] = NULL;
|
1050 |
} |
1051 |
|
1052 |
if (pci_enabled) {
|
1053 |
pci_piix3_ide_init(pci_bus, hd, piix3_devfn + 1, i8259);
|
1054 |
} else {
|
1055 |
for(i = 0; i < MAX_IDE_BUS; i++) { |
1056 |
isa_ide_init(ide_iobase[i], ide_iobase2[i], i8259[ide_irq[i]], |
1057 |
hd[MAX_IDE_DEVS * i], hd[MAX_IDE_DEVS * i + 1]);
|
1058 |
} |
1059 |
} |
1060 |
|
1061 |
i8042_init(i8259[1], i8259[12], 0x60); |
1062 |
DMA_init(0);
|
1063 |
#ifdef HAS_AUDIO
|
1064 |
audio_init(pci_enabled ? pci_bus : NULL, i8259);
|
1065 |
#endif
|
1066 |
|
1067 |
for(i = 0; i < MAX_FD; i++) { |
1068 |
index = drive_get_index(IF_FLOPPY, 0, i);
|
1069 |
if (index != -1) |
1070 |
fd[i] = drives_table[index].bdrv; |
1071 |
else
|
1072 |
fd[i] = NULL;
|
1073 |
} |
1074 |
floppy_controller = fdctrl_init(i8259[6], 2, 0, 0x3f0, fd); |
1075 |
|
1076 |
cmos_init(below_4g_mem_size, above_4g_mem_size, boot_device, hd); |
1077 |
|
1078 |
if (pci_enabled && usb_enabled) {
|
1079 |
usb_uhci_piix3_init(pci_bus, piix3_devfn + 2);
|
1080 |
} |
1081 |
|
1082 |
if (pci_enabled && acpi_enabled) {
|
1083 |
uint8_t *eeprom_buf = qemu_mallocz(8 * 256); /* XXX: make this persistent */ |
1084 |
i2c_bus *smbus; |
1085 |
|
1086 |
/* TODO: Populate SPD eeprom data. */
|
1087 |
smbus = piix4_pm_init(pci_bus, piix3_devfn + 3, 0xb100, i8259[9]); |
1088 |
for (i = 0; i < 8; i++) { |
1089 |
smbus_eeprom_device_init(smbus, 0x50 + i, eeprom_buf + (i * 256)); |
1090 |
} |
1091 |
} |
1092 |
|
1093 |
if (i440fx_state) {
|
1094 |
i440fx_init_memory_mappings(i440fx_state); |
1095 |
} |
1096 |
|
1097 |
if (pci_enabled) {
|
1098 |
int max_bus;
|
1099 |
int bus, unit;
|
1100 |
void *scsi;
|
1101 |
|
1102 |
max_bus = drive_get_max_bus(IF_SCSI); |
1103 |
|
1104 |
for (bus = 0; bus <= max_bus; bus++) { |
1105 |
scsi = lsi_scsi_init(pci_bus, -1);
|
1106 |
for (unit = 0; unit < LSI_MAX_DEVS; unit++) { |
1107 |
index = drive_get_index(IF_SCSI, bus, unit); |
1108 |
if (index == -1) |
1109 |
continue;
|
1110 |
lsi_scsi_attach(scsi, drives_table[index].bdrv, unit); |
1111 |
} |
1112 |
} |
1113 |
} |
1114 |
|
1115 |
/* Add virtio block devices */
|
1116 |
if (pci_enabled) {
|
1117 |
int index;
|
1118 |
int unit_id = 0; |
1119 |
|
1120 |
while ((index = drive_get_index(IF_VIRTIO, 0, unit_id)) != -1) { |
1121 |
virtio_blk_init(pci_bus, drives_table[index].bdrv); |
1122 |
unit_id++; |
1123 |
} |
1124 |
} |
1125 |
|
1126 |
/* Add virtio balloon device */
|
1127 |
if (pci_enabled)
|
1128 |
virtio_balloon_init(pci_bus); |
1129 |
|
1130 |
/* Add virtio console devices */
|
1131 |
if (pci_enabled) {
|
1132 |
for(i = 0; i < MAX_VIRTIO_CONSOLES; i++) { |
1133 |
if (virtcon_hds[i])
|
1134 |
virtio_console_init(pci_bus, virtcon_hds[i]); |
1135 |
} |
1136 |
} |
1137 |
} |
1138 |
|
1139 |
static void pc_init_pci(ram_addr_t ram_size, int vga_ram_size, |
1140 |
const char *boot_device, |
1141 |
const char *kernel_filename, |
1142 |
const char *kernel_cmdline, |
1143 |
const char *initrd_filename, |
1144 |
const char *cpu_model) |
1145 |
{ |
1146 |
pc_init1(ram_size, vga_ram_size, boot_device, |
1147 |
kernel_filename, kernel_cmdline, |
1148 |
initrd_filename, 1, cpu_model);
|
1149 |
} |
1150 |
|
1151 |
static void pc_init_isa(ram_addr_t ram_size, int vga_ram_size, |
1152 |
const char *boot_device, |
1153 |
const char *kernel_filename, |
1154 |
const char *kernel_cmdline, |
1155 |
const char *initrd_filename, |
1156 |
const char *cpu_model) |
1157 |
{ |
1158 |
pc_init1(ram_size, vga_ram_size, boot_device, |
1159 |
kernel_filename, kernel_cmdline, |
1160 |
initrd_filename, 0, cpu_model);
|
1161 |
} |
1162 |
|
1163 |
/* set CMOS shutdown status register (index 0xF) as S3_resume(0xFE)
|
1164 |
BIOS will read it and start S3 resume at POST Entry */
|
1165 |
void cmos_set_s3_resume(void) |
1166 |
{ |
1167 |
if (rtc_state)
|
1168 |
rtc_set_memory(rtc_state, 0xF, 0xFE); |
1169 |
} |
1170 |
|
1171 |
QEMUMachine pc_machine = { |
1172 |
.name = "pc",
|
1173 |
.desc = "Standard PC",
|
1174 |
.init = pc_init_pci, |
1175 |
.max_cpus = 255,
|
1176 |
}; |
1177 |
|
1178 |
QEMUMachine isapc_machine = { |
1179 |
.name = "isapc",
|
1180 |
.desc = "ISA-only PC",
|
1181 |
.init = pc_init_isa, |
1182 |
.max_cpus = 1,
|
1183 |
}; |