root / hw / mips_jazz.c @ b31442c3
History | View | Annotate | Download (8.6 kB)
1 | 4ce7ff6e | aurel32 | /*
|
---|---|---|---|
2 | 4ce7ff6e | aurel32 | * QEMU MIPS Jazz support
|
3 | 4ce7ff6e | aurel32 | *
|
4 | 4ce7ff6e | aurel32 | * Copyright (c) 2007-2008 Hervé Poussineau
|
5 | 4ce7ff6e | aurel32 | *
|
6 | 4ce7ff6e | aurel32 | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 4ce7ff6e | aurel32 | * of this software and associated documentation files (the "Software"), to deal
|
8 | 4ce7ff6e | aurel32 | * in the Software without restriction, including without limitation the rights
|
9 | 4ce7ff6e | aurel32 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 4ce7ff6e | aurel32 | * copies of the Software, and to permit persons to whom the Software is
|
11 | 4ce7ff6e | aurel32 | * furnished to do so, subject to the following conditions:
|
12 | 4ce7ff6e | aurel32 | *
|
13 | 4ce7ff6e | aurel32 | * The above copyright notice and this permission notice shall be included in
|
14 | 4ce7ff6e | aurel32 | * all copies or substantial portions of the Software.
|
15 | 4ce7ff6e | aurel32 | *
|
16 | 4ce7ff6e | aurel32 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 4ce7ff6e | aurel32 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 4ce7ff6e | aurel32 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 4ce7ff6e | aurel32 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 4ce7ff6e | aurel32 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 4ce7ff6e | aurel32 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 4ce7ff6e | aurel32 | * THE SOFTWARE.
|
23 | 4ce7ff6e | aurel32 | */
|
24 | 4ce7ff6e | aurel32 | |
25 | 4ce7ff6e | aurel32 | #include "hw.h" |
26 | 4ce7ff6e | aurel32 | #include "mips.h" |
27 | 4ce7ff6e | aurel32 | #include "pc.h" |
28 | 4ce7ff6e | aurel32 | #include "isa.h" |
29 | 4ce7ff6e | aurel32 | #include "fdc.h" |
30 | 4ce7ff6e | aurel32 | #include "sysemu.h" |
31 | 4ce7ff6e | aurel32 | #include "audio/audio.h" |
32 | 4ce7ff6e | aurel32 | #include "boards.h" |
33 | 4ce7ff6e | aurel32 | #include "net.h" |
34 | 4ce7ff6e | aurel32 | #include "scsi.h" |
35 | bba831e8 | Paul Brook | #include "mips-bios.h" |
36 | 4ce7ff6e | aurel32 | |
37 | 4ce7ff6e | aurel32 | enum jazz_model_e
|
38 | 4ce7ff6e | aurel32 | { |
39 | 4ce7ff6e | aurel32 | JAZZ_MAGNUM, |
40 | c171148c | aurel32 | JAZZ_PICA61, |
41 | 4ce7ff6e | aurel32 | }; |
42 | 4ce7ff6e | aurel32 | |
43 | 4ce7ff6e | aurel32 | static void main_cpu_reset(void *opaque) |
44 | 4ce7ff6e | aurel32 | { |
45 | 4ce7ff6e | aurel32 | CPUState *env = opaque; |
46 | 4ce7ff6e | aurel32 | cpu_reset(env); |
47 | 4ce7ff6e | aurel32 | } |
48 | 4ce7ff6e | aurel32 | |
49 | 4ce7ff6e | aurel32 | static uint32_t rtc_readb(void *opaque, target_phys_addr_t addr) |
50 | 4ce7ff6e | aurel32 | { |
51 | 4ce7ff6e | aurel32 | CPUState *env = opaque; |
52 | 4ce7ff6e | aurel32 | return cpu_inw(env, 0x71); |
53 | 4ce7ff6e | aurel32 | } |
54 | 4ce7ff6e | aurel32 | |
55 | 4ce7ff6e | aurel32 | static void rtc_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
56 | 4ce7ff6e | aurel32 | { |
57 | 4ce7ff6e | aurel32 | CPUState *env = opaque; |
58 | 4ce7ff6e | aurel32 | cpu_outw(env, 0x71, val & 0xff); |
59 | 4ce7ff6e | aurel32 | } |
60 | 4ce7ff6e | aurel32 | |
61 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const rtc_read[3] = { |
62 | 4ce7ff6e | aurel32 | rtc_readb, |
63 | 4ce7ff6e | aurel32 | rtc_readb, |
64 | 4ce7ff6e | aurel32 | rtc_readb, |
65 | 4ce7ff6e | aurel32 | }; |
66 | 4ce7ff6e | aurel32 | |
67 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const rtc_write[3] = { |
68 | 4ce7ff6e | aurel32 | rtc_writeb, |
69 | 4ce7ff6e | aurel32 | rtc_writeb, |
70 | 4ce7ff6e | aurel32 | rtc_writeb, |
71 | 4ce7ff6e | aurel32 | }; |
72 | 4ce7ff6e | aurel32 | |
73 | c6945b15 | aurel32 | static void dma_dummy_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
74 | c6945b15 | aurel32 | { |
75 | c6945b15 | aurel32 | /* Nothing to do. That is only to ensure that
|
76 | c6945b15 | aurel32 | * the current DMA acknowledge cycle is completed. */
|
77 | c6945b15 | aurel32 | } |
78 | c6945b15 | aurel32 | |
79 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const dma_dummy_read[3] = { |
80 | c6945b15 | aurel32 | NULL,
|
81 | c6945b15 | aurel32 | NULL,
|
82 | c6945b15 | aurel32 | NULL,
|
83 | c6945b15 | aurel32 | }; |
84 | c6945b15 | aurel32 | |
85 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const dma_dummy_write[3] = { |
86 | c6945b15 | aurel32 | dma_dummy_writeb, |
87 | c6945b15 | aurel32 | dma_dummy_writeb, |
88 | c6945b15 | aurel32 | dma_dummy_writeb, |
89 | c6945b15 | aurel32 | }; |
90 | c6945b15 | aurel32 | |
91 | 4ce7ff6e | aurel32 | #ifdef HAS_AUDIO
|
92 | 4ce7ff6e | aurel32 | static void audio_init(qemu_irq *pic) |
93 | 4ce7ff6e | aurel32 | { |
94 | 4ce7ff6e | aurel32 | struct soundhw *c;
|
95 | 4ce7ff6e | aurel32 | int audio_enabled = 0; |
96 | 4ce7ff6e | aurel32 | |
97 | 4ce7ff6e | aurel32 | for (c = soundhw; !audio_enabled && c->name; ++c) {
|
98 | 4ce7ff6e | aurel32 | audio_enabled = c->enabled; |
99 | 4ce7ff6e | aurel32 | } |
100 | 4ce7ff6e | aurel32 | |
101 | 4ce7ff6e | aurel32 | if (audio_enabled) {
|
102 | 0d9acba8 | Paul Brook | for (c = soundhw; c->name; ++c) {
|
103 | 0d9acba8 | Paul Brook | if (c->enabled) {
|
104 | 0d9acba8 | Paul Brook | if (c->isa) {
|
105 | 22d83b14 | Paul Brook | c->init.init_isa(pic); |
106 | 4ce7ff6e | aurel32 | } |
107 | 4ce7ff6e | aurel32 | } |
108 | 4ce7ff6e | aurel32 | } |
109 | 4ce7ff6e | aurel32 | } |
110 | 4ce7ff6e | aurel32 | } |
111 | 4ce7ff6e | aurel32 | #endif
|
112 | 4ce7ff6e | aurel32 | |
113 | 4ce7ff6e | aurel32 | #define MAGNUM_BIOS_SIZE_MAX 0x7e000 |
114 | 4ce7ff6e | aurel32 | #define MAGNUM_BIOS_SIZE (BIOS_SIZE < MAGNUM_BIOS_SIZE_MAX ? BIOS_SIZE : MAGNUM_BIOS_SIZE_MAX)
|
115 | 4ce7ff6e | aurel32 | |
116 | 4ce7ff6e | aurel32 | static
|
117 | fbe1b595 | Paul Brook | void mips_jazz_init (ram_addr_t ram_size,
|
118 | 3023f332 | aliguori | const char *cpu_model, |
119 | 4ce7ff6e | aurel32 | enum jazz_model_e jazz_model)
|
120 | 4ce7ff6e | aurel32 | { |
121 | 5cea8590 | Paul Brook | char *filename;
|
122 | 4ce7ff6e | aurel32 | int bios_size, n;
|
123 | 4ce7ff6e | aurel32 | CPUState *env; |
124 | 4ce7ff6e | aurel32 | qemu_irq *rc4030, *i8259; |
125 | c6945b15 | aurel32 | rc4030_dma *dmas; |
126 | 68238a9e | aurel32 | void* rc4030_opaque;
|
127 | c6945b15 | aurel32 | int s_rtc, s_dma_dummy;
|
128 | a65f56ee | aurel32 | NICInfo *nd; |
129 | 4ce7ff6e | aurel32 | PITState *pit; |
130 | 4ce7ff6e | aurel32 | BlockDriverState *fds[MAX_FD]; |
131 | 4ce7ff6e | aurel32 | qemu_irq esp_reset; |
132 | dcac9679 | pbrook | ram_addr_t ram_offset; |
133 | dcac9679 | pbrook | ram_addr_t bios_offset; |
134 | 4ce7ff6e | aurel32 | |
135 | 4ce7ff6e | aurel32 | /* init CPUs */
|
136 | 4ce7ff6e | aurel32 | if (cpu_model == NULL) { |
137 | 4ce7ff6e | aurel32 | #ifdef TARGET_MIPS64
|
138 | 4ce7ff6e | aurel32 | cpu_model = "R4000";
|
139 | 4ce7ff6e | aurel32 | #else
|
140 | 4ce7ff6e | aurel32 | /* FIXME: All wrong, this maybe should be R3000 for the older JAZZs. */
|
141 | 4ce7ff6e | aurel32 | cpu_model = "24Kf";
|
142 | 4ce7ff6e | aurel32 | #endif
|
143 | 4ce7ff6e | aurel32 | } |
144 | 4ce7ff6e | aurel32 | env = cpu_init(cpu_model); |
145 | 4ce7ff6e | aurel32 | if (!env) {
|
146 | 4ce7ff6e | aurel32 | fprintf(stderr, "Unable to find CPU definition\n");
|
147 | 4ce7ff6e | aurel32 | exit(1);
|
148 | 4ce7ff6e | aurel32 | } |
149 | a08d4367 | Jan Kiszka | qemu_register_reset(main_cpu_reset, env); |
150 | 4ce7ff6e | aurel32 | |
151 | 4ce7ff6e | aurel32 | /* allocate RAM */
|
152 | dcac9679 | pbrook | ram_offset = qemu_ram_alloc(ram_size); |
153 | dcac9679 | pbrook | cpu_register_physical_memory(0, ram_size, ram_offset | IO_MEM_RAM);
|
154 | dcac9679 | pbrook | |
155 | dcac9679 | pbrook | bios_offset = qemu_ram_alloc(MAGNUM_BIOS_SIZE); |
156 | dcac9679 | pbrook | cpu_register_physical_memory(0x1fc00000LL,
|
157 | dcac9679 | pbrook | MAGNUM_BIOS_SIZE, bios_offset | IO_MEM_ROM); |
158 | dcac9679 | pbrook | cpu_register_physical_memory(0xfff00000LL,
|
159 | dcac9679 | pbrook | MAGNUM_BIOS_SIZE, bios_offset | IO_MEM_ROM); |
160 | 4ce7ff6e | aurel32 | |
161 | 4ce7ff6e | aurel32 | /* load the BIOS image. */
|
162 | c6945b15 | aurel32 | if (bios_name == NULL) |
163 | c6945b15 | aurel32 | bios_name = BIOS_FILENAME; |
164 | 5cea8590 | Paul Brook | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
165 | 5cea8590 | Paul Brook | if (filename) {
|
166 | 5cea8590 | Paul Brook | bios_size = load_image_targphys(filename, 0xfff00000LL,
|
167 | 5cea8590 | Paul Brook | MAGNUM_BIOS_SIZE); |
168 | 5cea8590 | Paul Brook | qemu_free(filename); |
169 | 5cea8590 | Paul Brook | } else {
|
170 | 5cea8590 | Paul Brook | bios_size = -1;
|
171 | 5cea8590 | Paul Brook | } |
172 | 4ce7ff6e | aurel32 | if (bios_size < 0 || bios_size > MAGNUM_BIOS_SIZE) { |
173 | 4ce7ff6e | aurel32 | fprintf(stderr, "qemu: Could not load MIPS bios '%s'\n",
|
174 | 5cea8590 | Paul Brook | bios_name); |
175 | 4ce7ff6e | aurel32 | exit(1);
|
176 | 4ce7ff6e | aurel32 | } |
177 | 4ce7ff6e | aurel32 | |
178 | 4ce7ff6e | aurel32 | /* Init CPU internal devices */
|
179 | 4ce7ff6e | aurel32 | cpu_mips_irq_init_cpu(env); |
180 | 4ce7ff6e | aurel32 | cpu_mips_clock_init(env); |
181 | 4ce7ff6e | aurel32 | |
182 | 4ce7ff6e | aurel32 | /* Chipset */
|
183 | 68238a9e | aurel32 | rc4030_opaque = rc4030_init(env->irq[6], env->irq[3], &rc4030, &dmas); |
184 | 1eed09cb | Avi Kivity | s_dma_dummy = cpu_register_io_memory(dma_dummy_read, dma_dummy_write, NULL);
|
185 | c6945b15 | aurel32 | cpu_register_physical_memory(0x8000d000, 0x00001000, s_dma_dummy); |
186 | 4ce7ff6e | aurel32 | |
187 | 4ce7ff6e | aurel32 | /* ISA devices */
|
188 | 4ce7ff6e | aurel32 | i8259 = i8259_init(env->irq[4]);
|
189 | c6945b15 | aurel32 | DMA_init(0);
|
190 | 4ce7ff6e | aurel32 | pit = pit_init(0x40, i8259[0]); |
191 | 4ce7ff6e | aurel32 | pcspk_init(pit); |
192 | 4ce7ff6e | aurel32 | |
193 | 4ce7ff6e | aurel32 | /* ISA IO space at 0x90000000 */
|
194 | 4ce7ff6e | aurel32 | isa_mmio_init(0x90000000, 0x01000000); |
195 | 4ce7ff6e | aurel32 | isa_mem_base = 0x11000000;
|
196 | 4ce7ff6e | aurel32 | |
197 | 4ce7ff6e | aurel32 | /* Video card */
|
198 | 4ce7ff6e | aurel32 | switch (jazz_model) {
|
199 | 4ce7ff6e | aurel32 | case JAZZ_MAGNUM:
|
200 | fbe1b595 | Paul Brook | g364fb_mm_init(0x40000000, 0x60000000, 0, rc4030[3]); |
201 | 4ce7ff6e | aurel32 | break;
|
202 | c171148c | aurel32 | case JAZZ_PICA61:
|
203 | fbe1b595 | Paul Brook | isa_vga_mm_init(0x40000000, 0x60000000, 0); |
204 | c171148c | aurel32 | break;
|
205 | 4ce7ff6e | aurel32 | default:
|
206 | 4ce7ff6e | aurel32 | break;
|
207 | 4ce7ff6e | aurel32 | } |
208 | 4ce7ff6e | aurel32 | |
209 | 4ce7ff6e | aurel32 | /* Network controller */
|
210 | a65f56ee | aurel32 | for (n = 0; n < nb_nics; n++) { |
211 | a65f56ee | aurel32 | nd = &nd_table[n]; |
212 | a65f56ee | aurel32 | if (!nd->model)
|
213 | a65f56ee | aurel32 | nd->model = "dp83932";
|
214 | a65f56ee | aurel32 | if (strcmp(nd->model, "dp83932") == 0) { |
215 | a65f56ee | aurel32 | dp83932_init(nd, 0x80001000, 2, rc4030[4], |
216 | a65f56ee | aurel32 | rc4030_opaque, rc4030_dma_memory_rw); |
217 | a65f56ee | aurel32 | break;
|
218 | a65f56ee | aurel32 | } else if (strcmp(nd->model, "?") == 0) { |
219 | a65f56ee | aurel32 | fprintf(stderr, "qemu: Supported NICs: dp83932\n");
|
220 | a65f56ee | aurel32 | exit(1);
|
221 | a65f56ee | aurel32 | } else {
|
222 | a65f56ee | aurel32 | fprintf(stderr, "qemu: Unsupported NIC: %s\n", nd->model);
|
223 | a65f56ee | aurel32 | exit(1);
|
224 | a65f56ee | aurel32 | } |
225 | a65f56ee | aurel32 | } |
226 | 4ce7ff6e | aurel32 | |
227 | 4ce7ff6e | aurel32 | /* SCSI adapter */
|
228 | cfb9de9c | Paul Brook | esp_init(0x80002000, 0, |
229 | cfb9de9c | Paul Brook | rc4030_dma_read, rc4030_dma_write, dmas[0],
|
230 | cfb9de9c | Paul Brook | rc4030[5], &esp_reset);
|
231 | 4ce7ff6e | aurel32 | |
232 | 4ce7ff6e | aurel32 | /* Floppy */
|
233 | 4ce7ff6e | aurel32 | if (drive_get_max_bus(IF_FLOPPY) >= MAX_FD) {
|
234 | 4ce7ff6e | aurel32 | fprintf(stderr, "qemu: too many floppy drives\n");
|
235 | 4ce7ff6e | aurel32 | exit(1);
|
236 | 4ce7ff6e | aurel32 | } |
237 | 4ce7ff6e | aurel32 | for (n = 0; n < MAX_FD; n++) { |
238 | 751c6a17 | Gerd Hoffmann | DriveInfo *dinfo = drive_get(IF_FLOPPY, 0, n);
|
239 | 751c6a17 | Gerd Hoffmann | fds[n] = dinfo ? dinfo->bdrv : NULL;
|
240 | 4ce7ff6e | aurel32 | } |
241 | 2091ba23 | Gerd Hoffmann | fdctrl_init_sysbus(rc4030[1], 0, 0x80003000, fds); |
242 | 4ce7ff6e | aurel32 | |
243 | 4ce7ff6e | aurel32 | /* Real time clock */
|
244 | 42fc73a1 | aurel32 | rtc_init(0x70, i8259[8], 1980); |
245 | 1eed09cb | Avi Kivity | s_rtc = cpu_register_io_memory(rtc_read, rtc_write, env); |
246 | 4ce7ff6e | aurel32 | cpu_register_physical_memory(0x80004000, 0x00001000, s_rtc); |
247 | 4ce7ff6e | aurel32 | |
248 | 4ce7ff6e | aurel32 | /* Keyboard (i8042) */
|
249 | 4efbe58f | aurel32 | i8042_mm_init(rc4030[6], rc4030[7], 0x80005000, 0x1000, 0x1); |
250 | 4ce7ff6e | aurel32 | |
251 | 4ce7ff6e | aurel32 | /* Serial ports */
|
252 | 4ce7ff6e | aurel32 | if (serial_hds[0]) |
253 | b6cd0ea1 | aurel32 | serial_mm_init(0x80006000, 0, rc4030[8], 8000000/16, serial_hds[0], 1); |
254 | 4ce7ff6e | aurel32 | if (serial_hds[1]) |
255 | b6cd0ea1 | aurel32 | serial_mm_init(0x80007000, 0, rc4030[9], 8000000/16, serial_hds[1], 1); |
256 | 4ce7ff6e | aurel32 | |
257 | 4ce7ff6e | aurel32 | /* Parallel port */
|
258 | 4ce7ff6e | aurel32 | if (parallel_hds[0]) |
259 | 4ce7ff6e | aurel32 | parallel_mm_init(0x80008000, 0, rc4030[0], parallel_hds[0]); |
260 | 4ce7ff6e | aurel32 | |
261 | 4ce7ff6e | aurel32 | /* Sound card */
|
262 | 4ce7ff6e | aurel32 | /* FIXME: missing Jazz sound at 0x8000c000, rc4030[2] */
|
263 | 4ce7ff6e | aurel32 | #ifdef HAS_AUDIO
|
264 | 4ce7ff6e | aurel32 | audio_init(i8259); |
265 | 4ce7ff6e | aurel32 | #endif
|
266 | 4ce7ff6e | aurel32 | |
267 | 4ce7ff6e | aurel32 | /* NVRAM: Unprotected at 0x9000, Protected at 0xa000, Read only at 0xb000 */
|
268 | 4ce7ff6e | aurel32 | ds1225y_init(0x80009000, "nvram"); |
269 | 4ce7ff6e | aurel32 | |
270 | 4ce7ff6e | aurel32 | /* LED indicator */
|
271 | 3023f332 | aliguori | jazz_led_init(0x8000f000);
|
272 | 4ce7ff6e | aurel32 | } |
273 | 4ce7ff6e | aurel32 | |
274 | 4ce7ff6e | aurel32 | static
|
275 | fbe1b595 | Paul Brook | void mips_magnum_init (ram_addr_t ram_size,
|
276 | 3023f332 | aliguori | const char *boot_device, |
277 | 4ce7ff6e | aurel32 | const char *kernel_filename, const char *kernel_cmdline, |
278 | 4ce7ff6e | aurel32 | const char *initrd_filename, const char *cpu_model) |
279 | 4ce7ff6e | aurel32 | { |
280 | fbe1b595 | Paul Brook | mips_jazz_init(ram_size, cpu_model, JAZZ_MAGNUM); |
281 | 4ce7ff6e | aurel32 | } |
282 | 4ce7ff6e | aurel32 | |
283 | c171148c | aurel32 | static
|
284 | fbe1b595 | Paul Brook | void mips_pica61_init (ram_addr_t ram_size,
|
285 | 3023f332 | aliguori | const char *boot_device, |
286 | c171148c | aurel32 | const char *kernel_filename, const char *kernel_cmdline, |
287 | c171148c | aurel32 | const char *initrd_filename, const char *cpu_model) |
288 | c171148c | aurel32 | { |
289 | fbe1b595 | Paul Brook | mips_jazz_init(ram_size, cpu_model, JAZZ_PICA61); |
290 | c171148c | aurel32 | } |
291 | c171148c | aurel32 | |
292 | f80f9ec9 | Anthony Liguori | static QEMUMachine mips_magnum_machine = {
|
293 | eec2743e | ths | .name = "magnum",
|
294 | eec2743e | ths | .desc = "MIPS Magnum",
|
295 | eec2743e | ths | .init = mips_magnum_init, |
296 | c6945b15 | aurel32 | .use_scsi = 1,
|
297 | 4ce7ff6e | aurel32 | }; |
298 | c171148c | aurel32 | |
299 | f80f9ec9 | Anthony Liguori | static QEMUMachine mips_pica61_machine = {
|
300 | eec2743e | ths | .name = "pica61",
|
301 | eec2743e | ths | .desc = "Acer Pica 61",
|
302 | eec2743e | ths | .init = mips_pica61_init, |
303 | c6945b15 | aurel32 | .use_scsi = 1,
|
304 | c171148c | aurel32 | }; |
305 | f80f9ec9 | Anthony Liguori | |
306 | f80f9ec9 | Anthony Liguori | static void mips_jazz_machine_init(void) |
307 | f80f9ec9 | Anthony Liguori | { |
308 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&mips_magnum_machine); |
309 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&mips_pica61_machine); |
310 | f80f9ec9 | Anthony Liguori | } |
311 | f80f9ec9 | Anthony Liguori | |
312 | f80f9ec9 | Anthony Liguori | machine_init(mips_jazz_machine_init); |