root / hw / pxa.h @ b5334159
History | View | Annotate | Download (6 kB)
1 | c1713132 | balrog | /*
|
---|---|---|---|
2 | c1713132 | balrog | * Intel XScale PXA255/270 processor support.
|
3 | c1713132 | balrog | *
|
4 | c1713132 | balrog | * Copyright (c) 2006 Openedhand Ltd.
|
5 | c1713132 | balrog | * Written by Andrzej Zaborowski <balrog@zabor.org>
|
6 | c1713132 | balrog | *
|
7 | c1713132 | balrog | * This code is licenced under the GPL.
|
8 | c1713132 | balrog | */
|
9 | c1713132 | balrog | #ifndef PXA_H
|
10 | c1713132 | balrog | # define PXA_H "pxa.h" |
11 | c1713132 | balrog | |
12 | c1713132 | balrog | /* Interrupt numbers */
|
13 | c1713132 | balrog | # define PXA2XX_PIC_SSP3 0 |
14 | c1713132 | balrog | # define PXA2XX_PIC_USBH2 2 |
15 | c1713132 | balrog | # define PXA2XX_PIC_USBH1 3 |
16 | c1713132 | balrog | # define PXA2XX_PIC_PWRI2C 6 |
17 | c1713132 | balrog | # define PXA25X_PIC_HWUART 7 |
18 | c1713132 | balrog | # define PXA27X_PIC_OST_4_11 7 |
19 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_0 8 |
20 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_1 9 |
21 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_X 10 |
22 | c1713132 | balrog | # define PXA2XX_PIC_I2S 13 |
23 | c1713132 | balrog | # define PXA26X_PIC_ASSP 15 |
24 | c1713132 | balrog | # define PXA25X_PIC_NSSP 16 |
25 | c1713132 | balrog | # define PXA27X_PIC_SSP2 16 |
26 | c1713132 | balrog | # define PXA2XX_PIC_LCD 17 |
27 | c1713132 | balrog | # define PXA2XX_PIC_I2C 18 |
28 | c1713132 | balrog | # define PXA2XX_PIC_ICP 19 |
29 | c1713132 | balrog | # define PXA2XX_PIC_STUART 20 |
30 | c1713132 | balrog | # define PXA2XX_PIC_BTUART 21 |
31 | c1713132 | balrog | # define PXA2XX_PIC_FFUART 22 |
32 | c1713132 | balrog | # define PXA2XX_PIC_MMC 23 |
33 | c1713132 | balrog | # define PXA2XX_PIC_SSP 24 |
34 | c1713132 | balrog | # define PXA2XX_PIC_DMA 25 |
35 | c1713132 | balrog | # define PXA2XX_PIC_OST_0 26 |
36 | c1713132 | balrog | # define PXA2XX_PIC_RTC1HZ 30 |
37 | c1713132 | balrog | # define PXA2XX_PIC_RTCALARM 31 |
38 | c1713132 | balrog | |
39 | c1713132 | balrog | /* DMA requests */
|
40 | c1713132 | balrog | # define PXA2XX_RX_RQ_I2S 2 |
41 | c1713132 | balrog | # define PXA2XX_TX_RQ_I2S 3 |
42 | c1713132 | balrog | # define PXA2XX_RX_RQ_BTUART 4 |
43 | c1713132 | balrog | # define PXA2XX_TX_RQ_BTUART 5 |
44 | c1713132 | balrog | # define PXA2XX_RX_RQ_FFUART 6 |
45 | c1713132 | balrog | # define PXA2XX_TX_RQ_FFUART 7 |
46 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP1 13 |
47 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP1 14 |
48 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP2 15 |
49 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP2 16 |
50 | c1713132 | balrog | # define PXA2XX_RX_RQ_ICP 17 |
51 | c1713132 | balrog | # define PXA2XX_TX_RQ_ICP 18 |
52 | c1713132 | balrog | # define PXA2XX_RX_RQ_STUART 19 |
53 | c1713132 | balrog | # define PXA2XX_TX_RQ_STUART 20 |
54 | c1713132 | balrog | # define PXA2XX_RX_RQ_MMCI 21 |
55 | c1713132 | balrog | # define PXA2XX_TX_RQ_MMCI 22 |
56 | c1713132 | balrog | # define PXA2XX_USB_RQ(x) ((x) + 24) |
57 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP3 66 |
58 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP3 67 |
59 | c1713132 | balrog | |
60 | d95b2f8d | balrog | # define PXA2XX_SDRAM_BASE 0xa0000000 |
61 | d95b2f8d | balrog | # define PXA2XX_INTERNAL_BASE 0x5c000000 |
62 | a07dec22 | balrog | # define PXA2XX_INTERNAL_SIZE 0x40000 |
63 | c1713132 | balrog | |
64 | c1713132 | balrog | /* pxa2xx_pic.c */
|
65 | c1713132 | balrog | qemu_irq *pxa2xx_pic_init(target_phys_addr_t base, CPUState *env); |
66 | c1713132 | balrog | |
67 | a171fe39 | balrog | /* pxa2xx_timer.c */
|
68 | 3f582262 | balrog | void pxa25x_timer_init(target_phys_addr_t base, qemu_irq *irqs);
|
69 | 3f582262 | balrog | void pxa27x_timer_init(target_phys_addr_t base, qemu_irq *irqs, qemu_irq irq4);
|
70 | a171fe39 | balrog | |
71 | c1713132 | balrog | /* pxa2xx_gpio.c */
|
72 | c1713132 | balrog | struct pxa2xx_gpio_info_s;
|
73 | c1713132 | balrog | struct pxa2xx_gpio_info_s *pxa2xx_gpio_init(target_phys_addr_t base,
|
74 | c1713132 | balrog | CPUState *env, qemu_irq *pic, int lines);
|
75 | c1713132 | balrog | void pxa2xx_gpio_set(struct pxa2xx_gpio_info_s *s, int line, int level); |
76 | c1713132 | balrog | void pxa2xx_gpio_handler_set(struct pxa2xx_gpio_info_s *s, int line, |
77 | c1713132 | balrog | gpio_handler_t handler, void *opaque);
|
78 | c1713132 | balrog | void pxa2xx_gpio_read_notifier(struct pxa2xx_gpio_info_s *s, |
79 | c1713132 | balrog | void (*handler)(void *opaque), void *opaque); |
80 | c1713132 | balrog | |
81 | c1713132 | balrog | /* pxa2xx_dma.c */
|
82 | c1713132 | balrog | struct pxa2xx_dma_state_s;
|
83 | c1713132 | balrog | struct pxa2xx_dma_state_s *pxa255_dma_init(target_phys_addr_t base,
|
84 | c1713132 | balrog | qemu_irq irq); |
85 | c1713132 | balrog | struct pxa2xx_dma_state_s *pxa27x_dma_init(target_phys_addr_t base,
|
86 | c1713132 | balrog | qemu_irq irq); |
87 | c1713132 | balrog | void pxa2xx_dma_request(struct pxa2xx_dma_state_s *s, int req_num, int on); |
88 | c1713132 | balrog | |
89 | a171fe39 | balrog | /* pxa2xx_lcd.c */
|
90 | a171fe39 | balrog | struct pxa2xx_lcdc_s;
|
91 | a171fe39 | balrog | struct pxa2xx_lcdc_s *pxa2xx_lcdc_init(target_phys_addr_t base,
|
92 | a171fe39 | balrog | qemu_irq irq, DisplayState *ds); |
93 | a171fe39 | balrog | void pxa2xx_lcd_vsync_cb(struct pxa2xx_lcdc_s *s, |
94 | a171fe39 | balrog | void (*cb)(void *opaque), void *opaque); |
95 | a171fe39 | balrog | void pxa2xx_lcdc_oritentation(void *opaque, int angle); |
96 | a171fe39 | balrog | |
97 | a171fe39 | balrog | /* pxa2xx_mmci.c */
|
98 | a171fe39 | balrog | struct pxa2xx_mmci_s;
|
99 | a171fe39 | balrog | struct pxa2xx_mmci_s *pxa2xx_mmci_init(target_phys_addr_t base,
|
100 | a171fe39 | balrog | qemu_irq irq, void *dma);
|
101 | a171fe39 | balrog | void pxa2xx_mmci_handlers(struct pxa2xx_mmci_s *s, void *opaque, |
102 | a171fe39 | balrog | void (*readonly_cb)(void *, int), |
103 | a171fe39 | balrog | void (*coverswitch_cb)(void *, int)); |
104 | a171fe39 | balrog | |
105 | a171fe39 | balrog | /* pxa2xx_pcmcia.c */
|
106 | a171fe39 | balrog | struct pxa2xx_pcmcia_s;
|
107 | a171fe39 | balrog | struct pxa2xx_pcmcia_s *pxa2xx_pcmcia_init(target_phys_addr_t base);
|
108 | a171fe39 | balrog | int pxa2xx_pcmcia_attach(void *opaque, struct pcmcia_card_s *card); |
109 | a171fe39 | balrog | int pxa2xx_pcmcia_dettach(void *opaque); |
110 | a171fe39 | balrog | void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq); |
111 | a171fe39 | balrog | |
112 | c1713132 | balrog | /* pxa2xx.c */
|
113 | c1713132 | balrog | struct pxa2xx_ssp_s;
|
114 | c1713132 | balrog | void pxa2xx_ssp_attach(struct pxa2xx_ssp_s *port, |
115 | c1713132 | balrog | uint32_t (*readfn)(void *opaque),
|
116 | c1713132 | balrog | void (*writefn)(void *opaque, uint32_t value), void *opaque); |
117 | c1713132 | balrog | |
118 | 3f582262 | balrog | struct pxa2xx_i2c_s;
|
119 | 3f582262 | balrog | struct pxa2xx_i2c_s *pxa2xx_i2c_init(target_phys_addr_t base,
|
120 | 2a163929 | balrog | qemu_irq irq, uint32_t page_size); |
121 | 3f582262 | balrog | i2c_bus *pxa2xx_i2c_bus(struct pxa2xx_i2c_s *s);
|
122 | 3f582262 | balrog | |
123 | c1713132 | balrog | struct pxa2xx_i2s_s;
|
124 | c1713132 | balrog | struct pxa2xx_fir_s;
|
125 | c1713132 | balrog | |
126 | c1713132 | balrog | struct pxa2xx_state_s {
|
127 | c1713132 | balrog | CPUState *env; |
128 | c1713132 | balrog | qemu_irq *pic; |
129 | c1713132 | balrog | struct pxa2xx_dma_state_s *dma;
|
130 | c1713132 | balrog | struct pxa2xx_gpio_info_s *gpio;
|
131 | a171fe39 | balrog | struct pxa2xx_lcdc_s *lcd;
|
132 | c1713132 | balrog | struct pxa2xx_ssp_s **ssp;
|
133 | 3f582262 | balrog | struct pxa2xx_i2c_s *i2c[2]; |
134 | a171fe39 | balrog | struct pxa2xx_mmci_s *mmc;
|
135 | a171fe39 | balrog | struct pxa2xx_pcmcia_s *pcmcia[2]; |
136 | c1713132 | balrog | struct pxa2xx_i2s_s *i2s;
|
137 | c1713132 | balrog | struct pxa2xx_fir_s *fir;
|
138 | c1713132 | balrog | |
139 | c1713132 | balrog | /* Power management */
|
140 | c1713132 | balrog | target_phys_addr_t pm_base; |
141 | c1713132 | balrog | uint32_t pm_regs[0x40];
|
142 | c1713132 | balrog | |
143 | c1713132 | balrog | /* Clock management */
|
144 | c1713132 | balrog | target_phys_addr_t cm_base; |
145 | c1713132 | balrog | uint32_t cm_regs[4];
|
146 | c1713132 | balrog | uint32_t clkcfg; |
147 | c1713132 | balrog | |
148 | c1713132 | balrog | /* Memory management */
|
149 | c1713132 | balrog | target_phys_addr_t mm_base; |
150 | c1713132 | balrog | uint32_t mm_regs[0x1a];
|
151 | c1713132 | balrog | |
152 | c1713132 | balrog | /* Performance monitoring */
|
153 | c1713132 | balrog | uint32_t pmnc; |
154 | c1713132 | balrog | |
155 | c1713132 | balrog | /* Real-Time clock */
|
156 | c1713132 | balrog | target_phys_addr_t rtc_base; |
157 | c1713132 | balrog | uint32_t rttr; |
158 | c1713132 | balrog | uint32_t rtsr; |
159 | c1713132 | balrog | uint32_t rtar; |
160 | c1713132 | balrog | uint32_t rdar1; |
161 | c1713132 | balrog | uint32_t rdar2; |
162 | c1713132 | balrog | uint32_t ryar1; |
163 | c1713132 | balrog | uint32_t ryar2; |
164 | c1713132 | balrog | uint32_t swar1; |
165 | c1713132 | balrog | uint32_t swar2; |
166 | c1713132 | balrog | uint32_t piar; |
167 | c1713132 | balrog | uint32_t last_rcnr; |
168 | c1713132 | balrog | uint32_t last_rdcr; |
169 | c1713132 | balrog | uint32_t last_rycr; |
170 | c1713132 | balrog | uint32_t last_swcr; |
171 | c1713132 | balrog | uint32_t last_rtcpicr; |
172 | c1713132 | balrog | int64_t last_hz; |
173 | c1713132 | balrog | int64_t last_sw; |
174 | c1713132 | balrog | int64_t last_pi; |
175 | c1713132 | balrog | QEMUTimer *rtc_hz; |
176 | c1713132 | balrog | QEMUTimer *rtc_rdal1; |
177 | c1713132 | balrog | QEMUTimer *rtc_rdal2; |
178 | c1713132 | balrog | QEMUTimer *rtc_swal1; |
179 | c1713132 | balrog | QEMUTimer *rtc_swal2; |
180 | c1713132 | balrog | QEMUTimer *rtc_pi; |
181 | c1713132 | balrog | }; |
182 | c1713132 | balrog | |
183 | c1713132 | balrog | struct pxa2xx_i2s_s {
|
184 | c1713132 | balrog | target_phys_addr_t base; |
185 | c1713132 | balrog | qemu_irq irq; |
186 | c1713132 | balrog | struct pxa2xx_dma_state_s *dma;
|
187 | c1713132 | balrog | void (*data_req)(void *, int, int); |
188 | c1713132 | balrog | |
189 | c1713132 | balrog | uint32_t control[2];
|
190 | c1713132 | balrog | uint32_t status; |
191 | c1713132 | balrog | uint32_t mask; |
192 | c1713132 | balrog | uint32_t clk; |
193 | c1713132 | balrog | |
194 | c1713132 | balrog | int enable;
|
195 | c1713132 | balrog | int rx_len;
|
196 | c1713132 | balrog | int tx_len;
|
197 | c1713132 | balrog | void (*codec_out)(void *, uint32_t); |
198 | c1713132 | balrog | uint32_t (*codec_in)(void *);
|
199 | c1713132 | balrog | void *opaque;
|
200 | c1713132 | balrog | |
201 | c1713132 | balrog | int fifo_len;
|
202 | c1713132 | balrog | uint32_t fifo[16];
|
203 | c1713132 | balrog | }; |
204 | c1713132 | balrog | |
205 | c1713132 | balrog | # define PA_FMT "0x%08lx" |
206 | c1713132 | balrog | # define REG_FMT "0x%lx" |
207 | c1713132 | balrog | |
208 | d95b2f8d | balrog | struct pxa2xx_state_s *pxa270_init(unsigned int sdram_size, DisplayState *ds, |
209 | d95b2f8d | balrog | const char *revision); |
210 | d95b2f8d | balrog | struct pxa2xx_state_s *pxa255_init(unsigned int sdram_size, DisplayState *ds); |
211 | c1713132 | balrog | |
212 | c1713132 | balrog | void pxa2xx_reset(int line, int level, void *opaque); |
213 | c1713132 | balrog | |
214 | c1713132 | balrog | #endif /* PXA_H */ |