root / fpu / softfloat.h @ b645bb48
History | View | Annotate | Download (15.5 kB)
1 | 158142c2 | bellard | /*============================================================================
|
---|---|---|---|
2 | 158142c2 | bellard | |
3 | 158142c2 | bellard | This C header file is part of the SoftFloat IEC/IEEE Floating-point Arithmetic
|
4 | 158142c2 | bellard | Package, Release 2b.
|
5 | 158142c2 | bellard | |
6 | 158142c2 | bellard | Written by John R. Hauser. This work was made possible in part by the
|
7 | 158142c2 | bellard | International Computer Science Institute, located at Suite 600, 1947 Center
|
8 | 158142c2 | bellard | Street, Berkeley, California 94704. Funding was partially provided by the
|
9 | 158142c2 | bellard | National Science Foundation under grant MIP-9311980. The original version
|
10 | 158142c2 | bellard | of this code was written as part of a project to build a fixed-point vector
|
11 | 158142c2 | bellard | processor in collaboration with the University of California at Berkeley,
|
12 | 158142c2 | bellard | overseen by Profs. Nelson Morgan and John Wawrzynek. More information
|
13 | 158142c2 | bellard | is available through the Web page `http://www.cs.berkeley.edu/~jhauser/
|
14 | 158142c2 | bellard | arithmetic/SoftFloat.html'.
|
15 | 158142c2 | bellard | |
16 | 158142c2 | bellard | THIS SOFTWARE IS DISTRIBUTED AS IS, FOR FREE. Although reasonable effort has
|
17 | 158142c2 | bellard | been made to avoid it, THIS SOFTWARE MAY CONTAIN FAULTS THAT WILL AT TIMES
|
18 | 158142c2 | bellard | RESULT IN INCORRECT BEHAVIOR. USE OF THIS SOFTWARE IS RESTRICTED TO PERSONS
|
19 | 158142c2 | bellard | AND ORGANIZATIONS WHO CAN AND WILL TAKE FULL RESPONSIBILITY FOR ALL LOSSES,
|
20 | 158142c2 | bellard | COSTS, OR OTHER PROBLEMS THEY INCUR DUE TO THE SOFTWARE, AND WHO FURTHERMORE
|
21 | 158142c2 | bellard | EFFECTIVELY INDEMNIFY JOHN HAUSER AND THE INTERNATIONAL COMPUTER SCIENCE
|
22 | 158142c2 | bellard | INSTITUTE (possibly via similar legal warning) AGAINST ALL LOSSES, COSTS, OR
|
23 | 158142c2 | bellard | OTHER PROBLEMS INCURRED BY THEIR CUSTOMERS AND CLIENTS DUE TO THE SOFTWARE.
|
24 | 158142c2 | bellard | |
25 | 158142c2 | bellard | Derivative works are acceptable, even for commercial purposes, so long as
|
26 | 158142c2 | bellard | (1) the source code for the derivative work includes prominent notice that
|
27 | 158142c2 | bellard | the work is derivative, and (2) the source code includes prominent notice with
|
28 | 158142c2 | bellard | these four paragraphs for those parts of this code that are retained.
|
29 | 158142c2 | bellard | |
30 | 158142c2 | bellard | =============================================================================*/
|
31 | 158142c2 | bellard | |
32 | 158142c2 | bellard | #ifndef SOFTFLOAT_H
|
33 | 158142c2 | bellard | #define SOFTFLOAT_H
|
34 | 158142c2 | bellard | |
35 | 0475a5ca | ths | #if defined(HOST_SOLARIS) && defined(NEEDS_LIBSUNMATH)
|
36 | 0475a5ca | ths | #include <sunmath.h> |
37 | 0475a5ca | ths | #endif
|
38 | 0475a5ca | ths | |
39 | 158142c2 | bellard | #include <inttypes.h> |
40 | 158142c2 | bellard | #include "config.h" |
41 | 158142c2 | bellard | |
42 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
43 | 158142c2 | bellard | | Each of the following `typedef's defines the most convenient type that holds
|
44 | 158142c2 | bellard | | integers of at least as many bits as specified. For example, `uint8' should
|
45 | 158142c2 | bellard | | be the most convenient type that can hold unsigned integers of as many as
|
46 | 158142c2 | bellard | | 8 bits. The `flag' type must be able to hold either a 0 or 1. For most
|
47 | 158142c2 | bellard | | implementations of C, `flag', `uint8', and `int8' should all be `typedef'ed
|
48 | 158142c2 | bellard | | to the same as `int'.
|
49 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
50 | 750afe93 | bellard | typedef uint8_t flag;
|
51 | 158142c2 | bellard | typedef uint8_t uint8;
|
52 | 158142c2 | bellard | typedef int8_t int8;
|
53 | 158142c2 | bellard | typedef int uint16; |
54 | 158142c2 | bellard | typedef int int16; |
55 | 158142c2 | bellard | typedef unsigned int uint32; |
56 | 158142c2 | bellard | typedef signed int int32; |
57 | 158142c2 | bellard | typedef uint64_t uint64;
|
58 | 158142c2 | bellard | typedef int64_t int64;
|
59 | 158142c2 | bellard | |
60 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
61 | 158142c2 | bellard | | Each of the following `typedef's defines a type that holds integers
|
62 | 158142c2 | bellard | | of _exactly_ the number of bits specified. For instance, for most
|
63 | 158142c2 | bellard | | implementation of C, `bits16' and `sbits16' should be `typedef'ed to
|
64 | 158142c2 | bellard | | `unsigned short int' and `signed short int' (or `short int'), respectively.
|
65 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
66 | 158142c2 | bellard | typedef uint8_t bits8;
|
67 | 158142c2 | bellard | typedef int8_t sbits8;
|
68 | 158142c2 | bellard | typedef uint16_t bits16;
|
69 | 158142c2 | bellard | typedef int16_t sbits16;
|
70 | 158142c2 | bellard | typedef uint32_t bits32;
|
71 | 158142c2 | bellard | typedef int32_t sbits32;
|
72 | 158142c2 | bellard | typedef uint64_t bits64;
|
73 | 158142c2 | bellard | typedef int64_t sbits64;
|
74 | 158142c2 | bellard | |
75 | 158142c2 | bellard | #define LIT64( a ) a##LL |
76 | 158142c2 | bellard | #define INLINE static inline |
77 | 158142c2 | bellard | |
78 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
79 | 158142c2 | bellard | | The macro `FLOATX80' must be defined to enable the extended double-precision
|
80 | 158142c2 | bellard | | floating-point format `floatx80'. If this macro is not defined, the
|
81 | 158142c2 | bellard | | `floatx80' type will not be defined, and none of the functions that either
|
82 | 158142c2 | bellard | | input or output the `floatx80' type will be defined. The same applies to
|
83 | 158142c2 | bellard | | the `FLOAT128' macro and the quadruple-precision format `float128'.
|
84 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
85 | 158142c2 | bellard | #ifdef CONFIG_SOFTFLOAT
|
86 | 158142c2 | bellard | /* bit exact soft float support */
|
87 | 158142c2 | bellard | #define FLOATX80
|
88 | 158142c2 | bellard | #define FLOAT128
|
89 | 158142c2 | bellard | #else
|
90 | 158142c2 | bellard | /* native float support */
|
91 | 158142c2 | bellard | #if (defined(__i386__) || defined(__x86_64__)) && !defined(_BSD)
|
92 | 158142c2 | bellard | #define FLOATX80
|
93 | 158142c2 | bellard | #endif
|
94 | 158142c2 | bellard | #endif /* !CONFIG_SOFTFLOAT */ |
95 | 158142c2 | bellard | |
96 | 158142c2 | bellard | #define STATUS_PARAM , float_status *status
|
97 | 158142c2 | bellard | #define STATUS(field) status->field
|
98 | 158142c2 | bellard | #define STATUS_VAR , status
|
99 | 158142c2 | bellard | |
100 | 1d6bda35 | bellard | /*----------------------------------------------------------------------------
|
101 | 1d6bda35 | bellard | | Software IEC/IEEE floating-point ordering relations
|
102 | 1d6bda35 | bellard | *----------------------------------------------------------------------------*/
|
103 | 1d6bda35 | bellard | enum {
|
104 | 1d6bda35 | bellard | float_relation_less = -1,
|
105 | 1d6bda35 | bellard | float_relation_equal = 0,
|
106 | 1d6bda35 | bellard | float_relation_greater = 1,
|
107 | 1d6bda35 | bellard | float_relation_unordered = 2
|
108 | 1d6bda35 | bellard | }; |
109 | 1d6bda35 | bellard | |
110 | 158142c2 | bellard | #ifdef CONFIG_SOFTFLOAT
|
111 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
112 | 158142c2 | bellard | | Software IEC/IEEE floating-point types.
|
113 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
114 | 158142c2 | bellard | typedef uint32_t float32;
|
115 | 158142c2 | bellard | typedef uint64_t float64;
|
116 | 158142c2 | bellard | #ifdef FLOATX80
|
117 | 158142c2 | bellard | typedef struct { |
118 | 158142c2 | bellard | uint64_t low; |
119 | 158142c2 | bellard | uint16_t high; |
120 | 158142c2 | bellard | } floatx80; |
121 | 158142c2 | bellard | #endif
|
122 | 158142c2 | bellard | #ifdef FLOAT128
|
123 | 158142c2 | bellard | typedef struct { |
124 | 158142c2 | bellard | #ifdef WORDS_BIGENDIAN
|
125 | 158142c2 | bellard | uint64_t high, low; |
126 | 158142c2 | bellard | #else
|
127 | 158142c2 | bellard | uint64_t low, high; |
128 | 158142c2 | bellard | #endif
|
129 | 158142c2 | bellard | } float128; |
130 | 158142c2 | bellard | #endif
|
131 | 158142c2 | bellard | |
132 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
133 | 158142c2 | bellard | | Software IEC/IEEE floating-point underflow tininess-detection mode.
|
134 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
135 | 158142c2 | bellard | enum {
|
136 | 158142c2 | bellard | float_tininess_after_rounding = 0,
|
137 | 158142c2 | bellard | float_tininess_before_rounding = 1
|
138 | 158142c2 | bellard | }; |
139 | 158142c2 | bellard | |
140 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
141 | 158142c2 | bellard | | Software IEC/IEEE floating-point rounding mode.
|
142 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
143 | 158142c2 | bellard | enum {
|
144 | 158142c2 | bellard | float_round_nearest_even = 0,
|
145 | 158142c2 | bellard | float_round_down = 1,
|
146 | 158142c2 | bellard | float_round_up = 2,
|
147 | 158142c2 | bellard | float_round_to_zero = 3
|
148 | 158142c2 | bellard | }; |
149 | 158142c2 | bellard | |
150 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
151 | 158142c2 | bellard | | Software IEC/IEEE floating-point exception flags.
|
152 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
153 | 158142c2 | bellard | enum {
|
154 | 158142c2 | bellard | float_flag_invalid = 1,
|
155 | 158142c2 | bellard | float_flag_divbyzero = 4,
|
156 | 158142c2 | bellard | float_flag_overflow = 8,
|
157 | 158142c2 | bellard | float_flag_underflow = 16,
|
158 | 158142c2 | bellard | float_flag_inexact = 32
|
159 | 158142c2 | bellard | }; |
160 | 158142c2 | bellard | |
161 | 158142c2 | bellard | typedef struct float_status { |
162 | 158142c2 | bellard | signed char float_detect_tininess; |
163 | 158142c2 | bellard | signed char float_rounding_mode; |
164 | 158142c2 | bellard | signed char float_exception_flags; |
165 | 158142c2 | bellard | #ifdef FLOATX80
|
166 | 158142c2 | bellard | signed char floatx80_rounding_precision; |
167 | 158142c2 | bellard | #endif
|
168 | 158142c2 | bellard | } float_status; |
169 | 158142c2 | bellard | |
170 | 158142c2 | bellard | void set_float_rounding_mode(int val STATUS_PARAM); |
171 | 1d6bda35 | bellard | void set_float_exception_flags(int val STATUS_PARAM); |
172 | 1d6bda35 | bellard | INLINE int get_float_exception_flags(float_status *status)
|
173 | 1d6bda35 | bellard | { |
174 | 1d6bda35 | bellard | return STATUS(float_exception_flags);
|
175 | 1d6bda35 | bellard | } |
176 | 158142c2 | bellard | #ifdef FLOATX80
|
177 | 158142c2 | bellard | void set_floatx80_rounding_precision(int val STATUS_PARAM); |
178 | 158142c2 | bellard | #endif
|
179 | 158142c2 | bellard | |
180 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
181 | 158142c2 | bellard | | Routine to raise any or all of the software IEC/IEEE floating-point
|
182 | 158142c2 | bellard | | exception flags.
|
183 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
184 | ec530c81 | bellard | void float_raise( int8 flags STATUS_PARAM);
|
185 | 158142c2 | bellard | |
186 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
187 | 158142c2 | bellard | | Software IEC/IEEE integer-to-floating-point conversion routines.
|
188 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
189 | 158142c2 | bellard | float32 int32_to_float32( int STATUS_PARAM );
|
190 | 158142c2 | bellard | float64 int32_to_float64( int STATUS_PARAM );
|
191 | 1d6bda35 | bellard | float32 uint32_to_float32( unsigned int STATUS_PARAM ); |
192 | 1d6bda35 | bellard | float64 uint32_to_float64( unsigned int STATUS_PARAM ); |
193 | 158142c2 | bellard | #ifdef FLOATX80
|
194 | 158142c2 | bellard | floatx80 int32_to_floatx80( int STATUS_PARAM );
|
195 | 158142c2 | bellard | #endif
|
196 | 158142c2 | bellard | #ifdef FLOAT128
|
197 | 158142c2 | bellard | float128 int32_to_float128( int STATUS_PARAM );
|
198 | 158142c2 | bellard | #endif
|
199 | 158142c2 | bellard | float32 int64_to_float32( int64_t STATUS_PARAM ); |
200 | 75d62a58 | j_mayer | float32 uint64_to_float32( uint64_t STATUS_PARAM ); |
201 | 158142c2 | bellard | float64 int64_to_float64( int64_t STATUS_PARAM ); |
202 | 75d62a58 | j_mayer | float64 uint64_to_float64( uint64_t STATUS_PARAM ); |
203 | 158142c2 | bellard | #ifdef FLOATX80
|
204 | 158142c2 | bellard | floatx80 int64_to_floatx80( int64_t STATUS_PARAM ); |
205 | 158142c2 | bellard | #endif
|
206 | 158142c2 | bellard | #ifdef FLOAT128
|
207 | 158142c2 | bellard | float128 int64_to_float128( int64_t STATUS_PARAM ); |
208 | 158142c2 | bellard | #endif
|
209 | 158142c2 | bellard | |
210 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
211 | 158142c2 | bellard | | Software IEC/IEEE single-precision conversion routines.
|
212 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
213 | 158142c2 | bellard | int float32_to_int32( float32 STATUS_PARAM );
|
214 | 158142c2 | bellard | int float32_to_int32_round_to_zero( float32 STATUS_PARAM );
|
215 | 1d6bda35 | bellard | unsigned int float32_to_uint32( float32 STATUS_PARAM ); |
216 | 1d6bda35 | bellard | unsigned int float32_to_uint32_round_to_zero( float32 STATUS_PARAM ); |
217 | 158142c2 | bellard | int64_t float32_to_int64( float32 STATUS_PARAM ); |
218 | 158142c2 | bellard | int64_t float32_to_int64_round_to_zero( float32 STATUS_PARAM ); |
219 | 158142c2 | bellard | float64 float32_to_float64( float32 STATUS_PARAM ); |
220 | 158142c2 | bellard | #ifdef FLOATX80
|
221 | 158142c2 | bellard | floatx80 float32_to_floatx80( float32 STATUS_PARAM ); |
222 | 158142c2 | bellard | #endif
|
223 | 158142c2 | bellard | #ifdef FLOAT128
|
224 | 158142c2 | bellard | float128 float32_to_float128( float32 STATUS_PARAM ); |
225 | 158142c2 | bellard | #endif
|
226 | 158142c2 | bellard | |
227 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
228 | 158142c2 | bellard | | Software IEC/IEEE single-precision operations.
|
229 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
230 | 158142c2 | bellard | float32 float32_round_to_int( float32 STATUS_PARAM ); |
231 | 158142c2 | bellard | float32 float32_add( float32, float32 STATUS_PARAM ); |
232 | 158142c2 | bellard | float32 float32_sub( float32, float32 STATUS_PARAM ); |
233 | 158142c2 | bellard | float32 float32_mul( float32, float32 STATUS_PARAM ); |
234 | 158142c2 | bellard | float32 float32_div( float32, float32 STATUS_PARAM ); |
235 | 158142c2 | bellard | float32 float32_rem( float32, float32 STATUS_PARAM ); |
236 | 158142c2 | bellard | float32 float32_sqrt( float32 STATUS_PARAM ); |
237 | 750afe93 | bellard | int float32_eq( float32, float32 STATUS_PARAM );
|
238 | 750afe93 | bellard | int float32_le( float32, float32 STATUS_PARAM );
|
239 | 750afe93 | bellard | int float32_lt( float32, float32 STATUS_PARAM );
|
240 | 750afe93 | bellard | int float32_eq_signaling( float32, float32 STATUS_PARAM );
|
241 | 750afe93 | bellard | int float32_le_quiet( float32, float32 STATUS_PARAM );
|
242 | 750afe93 | bellard | int float32_lt_quiet( float32, float32 STATUS_PARAM );
|
243 | 750afe93 | bellard | int float32_compare( float32, float32 STATUS_PARAM );
|
244 | 750afe93 | bellard | int float32_compare_quiet( float32, float32 STATUS_PARAM );
|
245 | 750afe93 | bellard | int float32_is_signaling_nan( float32 );
|
246 | 750afe93 | bellard | int float64_is_nan( float64 a );
|
247 | 158142c2 | bellard | |
248 | 1d6bda35 | bellard | INLINE float32 float32_abs(float32 a) |
249 | 1d6bda35 | bellard | { |
250 | 1d6bda35 | bellard | return a & 0x7fffffff; |
251 | 1d6bda35 | bellard | } |
252 | 1d6bda35 | bellard | |
253 | 1d6bda35 | bellard | INLINE float32 float32_chs(float32 a) |
254 | 1d6bda35 | bellard | { |
255 | 1d6bda35 | bellard | return a ^ 0x80000000; |
256 | 1d6bda35 | bellard | } |
257 | 1d6bda35 | bellard | |
258 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
259 | 158142c2 | bellard | | Software IEC/IEEE double-precision conversion routines.
|
260 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
261 | 158142c2 | bellard | int float64_to_int32( float64 STATUS_PARAM );
|
262 | 158142c2 | bellard | int float64_to_int32_round_to_zero( float64 STATUS_PARAM );
|
263 | 1d6bda35 | bellard | unsigned int float64_to_uint32( float64 STATUS_PARAM ); |
264 | 1d6bda35 | bellard | unsigned int float64_to_uint32_round_to_zero( float64 STATUS_PARAM ); |
265 | 158142c2 | bellard | int64_t float64_to_int64( float64 STATUS_PARAM ); |
266 | 158142c2 | bellard | int64_t float64_to_int64_round_to_zero( float64 STATUS_PARAM ); |
267 | 75d62a58 | j_mayer | uint64_t float64_to_uint64 (float64 a STATUS_PARAM); |
268 | 75d62a58 | j_mayer | uint64_t float64_to_uint64_round_to_zero (float64 a STATUS_PARAM); |
269 | 158142c2 | bellard | float32 float64_to_float32( float64 STATUS_PARAM ); |
270 | 158142c2 | bellard | #ifdef FLOATX80
|
271 | 158142c2 | bellard | floatx80 float64_to_floatx80( float64 STATUS_PARAM ); |
272 | 158142c2 | bellard | #endif
|
273 | 158142c2 | bellard | #ifdef FLOAT128
|
274 | 158142c2 | bellard | float128 float64_to_float128( float64 STATUS_PARAM ); |
275 | 158142c2 | bellard | #endif
|
276 | 158142c2 | bellard | |
277 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
278 | 158142c2 | bellard | | Software IEC/IEEE double-precision operations.
|
279 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
280 | 158142c2 | bellard | float64 float64_round_to_int( float64 STATUS_PARAM ); |
281 | e6e5906b | pbrook | float64 float64_trunc_to_int( float64 STATUS_PARAM ); |
282 | 158142c2 | bellard | float64 float64_add( float64, float64 STATUS_PARAM ); |
283 | 158142c2 | bellard | float64 float64_sub( float64, float64 STATUS_PARAM ); |
284 | 158142c2 | bellard | float64 float64_mul( float64, float64 STATUS_PARAM ); |
285 | 158142c2 | bellard | float64 float64_div( float64, float64 STATUS_PARAM ); |
286 | 158142c2 | bellard | float64 float64_rem( float64, float64 STATUS_PARAM ); |
287 | 158142c2 | bellard | float64 float64_sqrt( float64 STATUS_PARAM ); |
288 | 750afe93 | bellard | int float64_eq( float64, float64 STATUS_PARAM );
|
289 | 750afe93 | bellard | int float64_le( float64, float64 STATUS_PARAM );
|
290 | 750afe93 | bellard | int float64_lt( float64, float64 STATUS_PARAM );
|
291 | 750afe93 | bellard | int float64_eq_signaling( float64, float64 STATUS_PARAM );
|
292 | 750afe93 | bellard | int float64_le_quiet( float64, float64 STATUS_PARAM );
|
293 | 750afe93 | bellard | int float64_lt_quiet( float64, float64 STATUS_PARAM );
|
294 | 750afe93 | bellard | int float64_compare( float64, float64 STATUS_PARAM );
|
295 | 750afe93 | bellard | int float64_compare_quiet( float64, float64 STATUS_PARAM );
|
296 | 750afe93 | bellard | int float64_is_signaling_nan( float64 );
|
297 | 158142c2 | bellard | |
298 | 1d6bda35 | bellard | INLINE float64 float64_abs(float64 a) |
299 | 1d6bda35 | bellard | { |
300 | 1d6bda35 | bellard | return a & 0x7fffffffffffffffLL; |
301 | 1d6bda35 | bellard | } |
302 | 1d6bda35 | bellard | |
303 | 1d6bda35 | bellard | INLINE float64 float64_chs(float64 a) |
304 | 1d6bda35 | bellard | { |
305 | 1d6bda35 | bellard | return a ^ 0x8000000000000000LL; |
306 | 1d6bda35 | bellard | } |
307 | 1d6bda35 | bellard | |
308 | 158142c2 | bellard | #ifdef FLOATX80
|
309 | 158142c2 | bellard | |
310 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
311 | 158142c2 | bellard | | Software IEC/IEEE extended double-precision conversion routines.
|
312 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
313 | 158142c2 | bellard | int floatx80_to_int32( floatx80 STATUS_PARAM );
|
314 | 158142c2 | bellard | int floatx80_to_int32_round_to_zero( floatx80 STATUS_PARAM );
|
315 | 158142c2 | bellard | int64_t floatx80_to_int64( floatx80 STATUS_PARAM ); |
316 | 158142c2 | bellard | int64_t floatx80_to_int64_round_to_zero( floatx80 STATUS_PARAM ); |
317 | 158142c2 | bellard | float32 floatx80_to_float32( floatx80 STATUS_PARAM ); |
318 | 158142c2 | bellard | float64 floatx80_to_float64( floatx80 STATUS_PARAM ); |
319 | 158142c2 | bellard | #ifdef FLOAT128
|
320 | 158142c2 | bellard | float128 floatx80_to_float128( floatx80 STATUS_PARAM ); |
321 | 158142c2 | bellard | #endif
|
322 | 158142c2 | bellard | |
323 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
324 | 158142c2 | bellard | | Software IEC/IEEE extended double-precision operations.
|
325 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
326 | 158142c2 | bellard | floatx80 floatx80_round_to_int( floatx80 STATUS_PARAM ); |
327 | 158142c2 | bellard | floatx80 floatx80_add( floatx80, floatx80 STATUS_PARAM ); |
328 | 158142c2 | bellard | floatx80 floatx80_sub( floatx80, floatx80 STATUS_PARAM ); |
329 | 158142c2 | bellard | floatx80 floatx80_mul( floatx80, floatx80 STATUS_PARAM ); |
330 | 158142c2 | bellard | floatx80 floatx80_div( floatx80, floatx80 STATUS_PARAM ); |
331 | 158142c2 | bellard | floatx80 floatx80_rem( floatx80, floatx80 STATUS_PARAM ); |
332 | 158142c2 | bellard | floatx80 floatx80_sqrt( floatx80 STATUS_PARAM ); |
333 | 750afe93 | bellard | int floatx80_eq( floatx80, floatx80 STATUS_PARAM );
|
334 | 750afe93 | bellard | int floatx80_le( floatx80, floatx80 STATUS_PARAM );
|
335 | 750afe93 | bellard | int floatx80_lt( floatx80, floatx80 STATUS_PARAM );
|
336 | 750afe93 | bellard | int floatx80_eq_signaling( floatx80, floatx80 STATUS_PARAM );
|
337 | 750afe93 | bellard | int floatx80_le_quiet( floatx80, floatx80 STATUS_PARAM );
|
338 | 750afe93 | bellard | int floatx80_lt_quiet( floatx80, floatx80 STATUS_PARAM );
|
339 | 750afe93 | bellard | int floatx80_is_signaling_nan( floatx80 );
|
340 | 158142c2 | bellard | |
341 | 1d6bda35 | bellard | INLINE floatx80 floatx80_abs(floatx80 a) |
342 | 1d6bda35 | bellard | { |
343 | 1d6bda35 | bellard | a.high &= 0x7fff;
|
344 | 1d6bda35 | bellard | return a;
|
345 | 1d6bda35 | bellard | } |
346 | 1d6bda35 | bellard | |
347 | 1d6bda35 | bellard | INLINE floatx80 floatx80_chs(floatx80 a) |
348 | 1d6bda35 | bellard | { |
349 | 1d6bda35 | bellard | a.high ^= 0x8000;
|
350 | 1d6bda35 | bellard | return a;
|
351 | 1d6bda35 | bellard | } |
352 | 1d6bda35 | bellard | |
353 | 158142c2 | bellard | #endif
|
354 | 158142c2 | bellard | |
355 | 158142c2 | bellard | #ifdef FLOAT128
|
356 | 158142c2 | bellard | |
357 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
358 | 158142c2 | bellard | | Software IEC/IEEE quadruple-precision conversion routines.
|
359 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
360 | 158142c2 | bellard | int float128_to_int32( float128 STATUS_PARAM );
|
361 | 158142c2 | bellard | int float128_to_int32_round_to_zero( float128 STATUS_PARAM );
|
362 | 158142c2 | bellard | int64_t float128_to_int64( float128 STATUS_PARAM ); |
363 | 158142c2 | bellard | int64_t float128_to_int64_round_to_zero( float128 STATUS_PARAM ); |
364 | 158142c2 | bellard | float32 float128_to_float32( float128 STATUS_PARAM ); |
365 | 158142c2 | bellard | float64 float128_to_float64( float128 STATUS_PARAM ); |
366 | 158142c2 | bellard | #ifdef FLOATX80
|
367 | 158142c2 | bellard | floatx80 float128_to_floatx80( float128 STATUS_PARAM ); |
368 | 158142c2 | bellard | #endif
|
369 | 158142c2 | bellard | |
370 | 158142c2 | bellard | /*----------------------------------------------------------------------------
|
371 | 158142c2 | bellard | | Software IEC/IEEE quadruple-precision operations.
|
372 | 158142c2 | bellard | *----------------------------------------------------------------------------*/
|
373 | 158142c2 | bellard | float128 float128_round_to_int( float128 STATUS_PARAM ); |
374 | 158142c2 | bellard | float128 float128_add( float128, float128 STATUS_PARAM ); |
375 | 158142c2 | bellard | float128 float128_sub( float128, float128 STATUS_PARAM ); |
376 | 158142c2 | bellard | float128 float128_mul( float128, float128 STATUS_PARAM ); |
377 | 158142c2 | bellard | float128 float128_div( float128, float128 STATUS_PARAM ); |
378 | 158142c2 | bellard | float128 float128_rem( float128, float128 STATUS_PARAM ); |
379 | 158142c2 | bellard | float128 float128_sqrt( float128 STATUS_PARAM ); |
380 | 750afe93 | bellard | int float128_eq( float128, float128 STATUS_PARAM );
|
381 | 750afe93 | bellard | int float128_le( float128, float128 STATUS_PARAM );
|
382 | 750afe93 | bellard | int float128_lt( float128, float128 STATUS_PARAM );
|
383 | 750afe93 | bellard | int float128_eq_signaling( float128, float128 STATUS_PARAM );
|
384 | 750afe93 | bellard | int float128_le_quiet( float128, float128 STATUS_PARAM );
|
385 | 750afe93 | bellard | int float128_lt_quiet( float128, float128 STATUS_PARAM );
|
386 | 750afe93 | bellard | int float128_is_signaling_nan( float128 );
|
387 | 158142c2 | bellard | |
388 | 1d6bda35 | bellard | INLINE float128 float128_abs(float128 a) |
389 | 1d6bda35 | bellard | { |
390 | 1d6bda35 | bellard | a.high &= 0x7fffffffffffffffLL;
|
391 | 1d6bda35 | bellard | return a;
|
392 | 1d6bda35 | bellard | } |
393 | 1d6bda35 | bellard | |
394 | 1d6bda35 | bellard | INLINE float128 float128_chs(float128 a) |
395 | 1d6bda35 | bellard | { |
396 | 1d6bda35 | bellard | a.high ^= 0x8000000000000000LL;
|
397 | 1d6bda35 | bellard | return a;
|
398 | 1d6bda35 | bellard | } |
399 | 1d6bda35 | bellard | |
400 | 158142c2 | bellard | #endif
|
401 | 158142c2 | bellard | |
402 | 158142c2 | bellard | #else /* CONFIG_SOFTFLOAT */ |
403 | 158142c2 | bellard | |
404 | 158142c2 | bellard | #include "softfloat-native.h" |
405 | 158142c2 | bellard | |
406 | 158142c2 | bellard | #endif /* !CONFIG_SOFTFLOAT */ |
407 | 158142c2 | bellard | |
408 | 158142c2 | bellard | #endif /* !SOFTFLOAT_H */ |