Statistics
| Branch: | Revision:

root / exec-arm.h @ b67d5959

History | View | Annotate | Download (1.3 kB)

1 5898e816 bellard
/*
2 5898e816 bellard
 *  ARM execution defines
3 5898e816 bellard
 * 
4 5898e816 bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 5898e816 bellard
 *
6 5898e816 bellard
 * This library is free software; you can redistribute it and/or
7 5898e816 bellard
 * modify it under the terms of the GNU Lesser General Public
8 5898e816 bellard
 * License as published by the Free Software Foundation; either
9 5898e816 bellard
 * version 2 of the License, or (at your option) any later version.
10 5898e816 bellard
 *
11 5898e816 bellard
 * This library is distributed in the hope that it will be useful,
12 5898e816 bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 5898e816 bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 5898e816 bellard
 * Lesser General Public License for more details.
15 5898e816 bellard
 *
16 5898e816 bellard
 * You should have received a copy of the GNU Lesser General Public
17 5898e816 bellard
 * License along with this library; if not, write to the Free Software
18 5898e816 bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 5898e816 bellard
 */
20 5898e816 bellard
#include "dyngen-exec.h"
21 5898e816 bellard
22 5898e816 bellard
register struct CPUARMState *env asm(AREG0);
23 5898e816 bellard
register uint32_t T0 asm(AREG1);
24 5898e816 bellard
register uint32_t T1 asm(AREG2);
25 5898e816 bellard
register uint32_t T2 asm(AREG3);
26 5898e816 bellard
27 5898e816 bellard
#include "cpu-arm.h"
28 5898e816 bellard
#include "exec.h"
29 5898e816 bellard
30 5898e816 bellard
void cpu_lock(void);
31 5898e816 bellard
void cpu_unlock(void);
32 5898e816 bellard
void cpu_loop_exit(void);
33 6e295807 bellard
34 6e295807 bellard
static inline int compute_cpsr(void)
35 6e295807 bellard
{
36 6e295807 bellard
    int ZF;
37 6e295807 bellard
    ZF = (env->NZF == 0);
38 6e295807 bellard
    return env->cpsr | (env->NZF & 0x80000000) | (ZF << 30) | 
39 6e295807 bellard
        (env->CF << 29) | ((env->VF & 0x80000000) >> 3);
40 6e295807 bellard
}