Revision b6d78bfa cpu-i386.h
| b/cpu-i386.h | ||
|---|---|---|
| 256 | 256 |
SegmentCache tr; |
| 257 | 257 |
SegmentCache gdt; /* only base and limit are used */ |
| 258 | 258 |
SegmentCache idt; /* only base and limit are used */ |
| 259 |
int cpl; /* current cpl */ |
|
| 259 | 260 |
|
| 260 | 261 |
/* sysenter registers */ |
| 261 | 262 |
uint32_t sysenter_cs; |
| ... | ... | |
| 276 | 277 |
|
| 277 | 278 |
uint32_t breakpoints[MAX_BREAKPOINTS]; |
| 278 | 279 |
int nb_breakpoints; |
| 280 |
int singlestep_enabled; |
|
| 279 | 281 |
|
| 280 | 282 |
/* user data */ |
| 281 | 283 |
void *opaque; |
| ... | ... | |
| 298 | 300 |
/* needed to load some predefinied segment registers */ |
| 299 | 301 |
void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector); |
| 300 | 302 |
|
| 303 |
/* wrapper, just in case memory mappings must be changed */ |
|
| 304 |
static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl) |
|
| 305 |
{
|
|
| 306 |
s->cpl = cpl; |
|
| 307 |
} |
|
| 308 |
|
|
| 301 | 309 |
/* simulate fsave/frstor */ |
| 302 | 310 |
void cpu_x86_fsave(CPUX86State *s, uint8_t *ptr, int data32); |
| 303 | 311 |
void cpu_x86_frstor(CPUX86State *s, uint8_t *ptr, int data32); |
Also available in: Unified diff