Statistics
| Branch: | Revision:

root / softmmu_template.h @ b769d8fe

History | View | Annotate | Download (10 kB)

1 b92e5a22 bellard
/*
2 b92e5a22 bellard
 *  Software MMU support
3 b92e5a22 bellard
 * 
4 b92e5a22 bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 b92e5a22 bellard
 *
6 b92e5a22 bellard
 * This library is free software; you can redistribute it and/or
7 b92e5a22 bellard
 * modify it under the terms of the GNU Lesser General Public
8 b92e5a22 bellard
 * License as published by the Free Software Foundation; either
9 b92e5a22 bellard
 * version 2 of the License, or (at your option) any later version.
10 b92e5a22 bellard
 *
11 b92e5a22 bellard
 * This library is distributed in the hope that it will be useful,
12 b92e5a22 bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 b92e5a22 bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 b92e5a22 bellard
 * Lesser General Public License for more details.
15 b92e5a22 bellard
 *
16 b92e5a22 bellard
 * You should have received a copy of the GNU Lesser General Public
17 b92e5a22 bellard
 * License along with this library; if not, write to the Free Software
18 b92e5a22 bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 b92e5a22 bellard
 */
20 b92e5a22 bellard
#define DATA_SIZE (1 << SHIFT)
21 b92e5a22 bellard
22 b92e5a22 bellard
#if DATA_SIZE == 8
23 b92e5a22 bellard
#define SUFFIX q
24 61382a50 bellard
#define USUFFIX q
25 b92e5a22 bellard
#define DATA_TYPE uint64_t
26 b92e5a22 bellard
#elif DATA_SIZE == 4
27 b92e5a22 bellard
#define SUFFIX l
28 61382a50 bellard
#define USUFFIX l
29 b92e5a22 bellard
#define DATA_TYPE uint32_t
30 b92e5a22 bellard
#elif DATA_SIZE == 2
31 b92e5a22 bellard
#define SUFFIX w
32 61382a50 bellard
#define USUFFIX uw
33 b92e5a22 bellard
#define DATA_TYPE uint16_t
34 b92e5a22 bellard
#elif DATA_SIZE == 1
35 b92e5a22 bellard
#define SUFFIX b
36 61382a50 bellard
#define USUFFIX ub
37 b92e5a22 bellard
#define DATA_TYPE uint8_t
38 b92e5a22 bellard
#else
39 b92e5a22 bellard
#error unsupported data size
40 b92e5a22 bellard
#endif
41 b92e5a22 bellard
42 b769d8fe bellard
#ifdef SOFTMMU_CODE_ACCESS
43 b769d8fe bellard
#define READ_ACCESS_TYPE 2
44 b769d8fe bellard
#else
45 b769d8fe bellard
#define READ_ACCESS_TYPE 0
46 b769d8fe bellard
#endif
47 b769d8fe bellard
48 61382a50 bellard
static DATA_TYPE glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(unsigned long addr, 
49 61382a50 bellard
                                                        int is_user,
50 61382a50 bellard
                                                        void *retaddr);
51 b92e5a22 bellard
static inline DATA_TYPE glue(io_read, SUFFIX)(unsigned long physaddr, 
52 b92e5a22 bellard
                                              unsigned long tlb_addr)
53 b92e5a22 bellard
{
54 b92e5a22 bellard
    DATA_TYPE res;
55 b92e5a22 bellard
    int index;
56 b92e5a22 bellard
57 b92e5a22 bellard
    index = (tlb_addr >> IO_MEM_SHIFT) & (IO_MEM_NB_ENTRIES - 1);
58 b92e5a22 bellard
#if SHIFT <= 2
59 a4193c8a bellard
    res = io_mem_read[index][SHIFT](io_mem_opaque[index], physaddr);
60 b92e5a22 bellard
#else
61 b92e5a22 bellard
#ifdef TARGET_WORDS_BIGENDIAN
62 a4193c8a bellard
    res = (uint64_t)io_mem_read[index][2](io_mem_opaque[index], physaddr) << 32;
63 a4193c8a bellard
    res |= io_mem_read[index][2](io_mem_opaque[index], physaddr + 4);
64 b92e5a22 bellard
#else
65 a4193c8a bellard
    res = io_mem_read[index][2](io_mem_opaque[index], physaddr);
66 a4193c8a bellard
    res |= (uint64_t)io_mem_read[index][2](io_mem_opaque[index], physaddr + 4) << 32;
67 b92e5a22 bellard
#endif
68 b92e5a22 bellard
#endif /* SHIFT > 2 */
69 b92e5a22 bellard
    return res;
70 b92e5a22 bellard
}
71 b92e5a22 bellard
72 b92e5a22 bellard
/* handle all cases except unaligned access which span two pages */
73 61382a50 bellard
DATA_TYPE REGPARM(1) glue(glue(__ld, SUFFIX), MMUSUFFIX)(unsigned long addr,
74 61382a50 bellard
                                                         int is_user)
75 b92e5a22 bellard
{
76 b92e5a22 bellard
    DATA_TYPE res;
77 61382a50 bellard
    int index;
78 b92e5a22 bellard
    unsigned long physaddr, tlb_addr;
79 b92e5a22 bellard
    void *retaddr;
80 b92e5a22 bellard
    
81 b92e5a22 bellard
    /* test if there is match for unaligned or IO access */
82 b92e5a22 bellard
    /* XXX: could done more in memory macro in a non portable way */
83 b92e5a22 bellard
    index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
84 b92e5a22 bellard
 redo:
85 b92e5a22 bellard
    tlb_addr = env->tlb_read[is_user][index].address;
86 b92e5a22 bellard
    if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
87 b92e5a22 bellard
        physaddr = addr + env->tlb_read[is_user][index].addend;
88 b92e5a22 bellard
        if (tlb_addr & ~TARGET_PAGE_MASK) {
89 b92e5a22 bellard
            /* IO access */
90 b92e5a22 bellard
            if ((addr & (DATA_SIZE - 1)) != 0)
91 b92e5a22 bellard
                goto do_unaligned_access;
92 b92e5a22 bellard
            res = glue(io_read, SUFFIX)(physaddr, tlb_addr);
93 b92e5a22 bellard
        } else if (((addr & 0xfff) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) {
94 b92e5a22 bellard
            /* slow unaligned access (it spans two pages or IO) */
95 b92e5a22 bellard
        do_unaligned_access:
96 61382a50 bellard
            retaddr = GETPC();
97 61382a50 bellard
            res = glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(addr, 
98 61382a50 bellard
                                                         is_user, retaddr);
99 b92e5a22 bellard
        } else {
100 b92e5a22 bellard
            /* unaligned access in the same page */
101 61382a50 bellard
            res = glue(glue(ld, USUFFIX), _raw)((uint8_t *)physaddr);
102 b92e5a22 bellard
        }
103 b92e5a22 bellard
    } else {
104 b92e5a22 bellard
        /* the page is not in the TLB : fill it */
105 61382a50 bellard
        retaddr = GETPC();
106 b769d8fe bellard
        tlb_fill(addr, READ_ACCESS_TYPE, is_user, retaddr);
107 b92e5a22 bellard
        goto redo;
108 b92e5a22 bellard
    }
109 b92e5a22 bellard
    return res;
110 b92e5a22 bellard
}
111 b92e5a22 bellard
112 b92e5a22 bellard
/* handle all unaligned cases */
113 61382a50 bellard
static DATA_TYPE glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(unsigned long addr, 
114 61382a50 bellard
                                                        int is_user,
115 61382a50 bellard
                                                        void *retaddr)
116 b92e5a22 bellard
{
117 b92e5a22 bellard
    DATA_TYPE res, res1, res2;
118 61382a50 bellard
    int index, shift;
119 b92e5a22 bellard
    unsigned long physaddr, tlb_addr, addr1, addr2;
120 b92e5a22 bellard
121 b92e5a22 bellard
    index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
122 b92e5a22 bellard
 redo:
123 b92e5a22 bellard
    tlb_addr = env->tlb_read[is_user][index].address;
124 b92e5a22 bellard
    if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
125 b92e5a22 bellard
        physaddr = addr + env->tlb_read[is_user][index].addend;
126 b92e5a22 bellard
        if (tlb_addr & ~TARGET_PAGE_MASK) {
127 b92e5a22 bellard
            /* IO access */
128 b92e5a22 bellard
            if ((addr & (DATA_SIZE - 1)) != 0)
129 b92e5a22 bellard
                goto do_unaligned_access;
130 b92e5a22 bellard
            res = glue(io_read, SUFFIX)(physaddr, tlb_addr);
131 b92e5a22 bellard
        } else if (((addr & 0xfff) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) {
132 b92e5a22 bellard
        do_unaligned_access:
133 b92e5a22 bellard
            /* slow unaligned access (it spans two pages) */
134 b92e5a22 bellard
            addr1 = addr & ~(DATA_SIZE - 1);
135 b92e5a22 bellard
            addr2 = addr1 + DATA_SIZE;
136 61382a50 bellard
            res1 = glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(addr1, 
137 61382a50 bellard
                                                          is_user, retaddr);
138 61382a50 bellard
            res2 = glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(addr2, 
139 61382a50 bellard
                                                          is_user, retaddr);
140 b92e5a22 bellard
            shift = (addr & (DATA_SIZE - 1)) * 8;
141 b92e5a22 bellard
#ifdef TARGET_WORDS_BIGENDIAN
142 b92e5a22 bellard
            res = (res1 << shift) | (res2 >> ((DATA_SIZE * 8) - shift));
143 b92e5a22 bellard
#else
144 b92e5a22 bellard
            res = (res1 >> shift) | (res2 << ((DATA_SIZE * 8) - shift));
145 b92e5a22 bellard
#endif
146 6986f88c bellard
            res = (DATA_TYPE)res;
147 b92e5a22 bellard
        } else {
148 b92e5a22 bellard
            /* unaligned/aligned access in the same page */
149 61382a50 bellard
            res = glue(glue(ld, USUFFIX), _raw)((uint8_t *)physaddr);
150 b92e5a22 bellard
        }
151 b92e5a22 bellard
    } else {
152 b92e5a22 bellard
        /* the page is not in the TLB : fill it */
153 b769d8fe bellard
        tlb_fill(addr, READ_ACCESS_TYPE, is_user, retaddr);
154 b92e5a22 bellard
        goto redo;
155 b92e5a22 bellard
    }
156 b92e5a22 bellard
    return res;
157 b92e5a22 bellard
}
158 b92e5a22 bellard
159 b769d8fe bellard
#ifndef SOFTMMU_CODE_ACCESS
160 b769d8fe bellard
161 b769d8fe bellard
static void glue(glue(slow_st, SUFFIX), MMUSUFFIX)(unsigned long addr, 
162 b769d8fe bellard
                                                   DATA_TYPE val, 
163 b769d8fe bellard
                                                   int is_user,
164 b769d8fe bellard
                                                   void *retaddr);
165 b769d8fe bellard
166 b769d8fe bellard
static inline void glue(io_write, SUFFIX)(unsigned long physaddr, 
167 b769d8fe bellard
                                          DATA_TYPE val,
168 b769d8fe bellard
                                          unsigned long tlb_addr,
169 b769d8fe bellard
                                          void *retaddr)
170 b769d8fe bellard
{
171 b769d8fe bellard
    int index;
172 b769d8fe bellard
173 b769d8fe bellard
    index = (tlb_addr >> IO_MEM_SHIFT) & (IO_MEM_NB_ENTRIES - 1);
174 b769d8fe bellard
    env->mem_write_vaddr = tlb_addr;
175 b769d8fe bellard
    env->mem_write_pc = (unsigned long)retaddr;
176 b769d8fe bellard
#if SHIFT <= 2
177 b769d8fe bellard
    io_mem_write[index][SHIFT](io_mem_opaque[index], physaddr, val);
178 b769d8fe bellard
#else
179 b769d8fe bellard
#ifdef TARGET_WORDS_BIGENDIAN
180 b769d8fe bellard
    io_mem_write[index][2](io_mem_opaque[index], physaddr, val >> 32);
181 b769d8fe bellard
    io_mem_write[index][2](io_mem_opaque[index], physaddr + 4, val);
182 b769d8fe bellard
#else
183 b769d8fe bellard
    io_mem_write[index][2](io_mem_opaque[index], physaddr, val);
184 b769d8fe bellard
    io_mem_write[index][2](io_mem_opaque[index], physaddr + 4, val >> 32);
185 b769d8fe bellard
#endif
186 b769d8fe bellard
#endif /* SHIFT > 2 */
187 b769d8fe bellard
}
188 b92e5a22 bellard
189 61382a50 bellard
void REGPARM(2) glue(glue(__st, SUFFIX), MMUSUFFIX)(unsigned long addr, 
190 61382a50 bellard
                                                    DATA_TYPE val,
191 61382a50 bellard
                                                    int is_user)
192 b92e5a22 bellard
{
193 b92e5a22 bellard
    unsigned long physaddr, tlb_addr;
194 b92e5a22 bellard
    void *retaddr;
195 61382a50 bellard
    int index;
196 b92e5a22 bellard
    
197 b92e5a22 bellard
    index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
198 b92e5a22 bellard
 redo:
199 b92e5a22 bellard
    tlb_addr = env->tlb_write[is_user][index].address;
200 b92e5a22 bellard
    if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
201 4ad06a29 bellard
        physaddr = addr + env->tlb_write[is_user][index].addend;
202 b92e5a22 bellard
        if (tlb_addr & ~TARGET_PAGE_MASK) {
203 b92e5a22 bellard
            /* IO access */
204 b92e5a22 bellard
            if ((addr & (DATA_SIZE - 1)) != 0)
205 b92e5a22 bellard
                goto do_unaligned_access;
206 d720b93d bellard
            retaddr = GETPC();
207 d720b93d bellard
            glue(io_write, SUFFIX)(physaddr, val, tlb_addr, retaddr);
208 b92e5a22 bellard
        } else if (((addr & 0xfff) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) {
209 b92e5a22 bellard
        do_unaligned_access:
210 61382a50 bellard
            retaddr = GETPC();
211 61382a50 bellard
            glue(glue(slow_st, SUFFIX), MMUSUFFIX)(addr, val, 
212 61382a50 bellard
                                                   is_user, retaddr);
213 b92e5a22 bellard
        } else {
214 b92e5a22 bellard
            /* aligned/unaligned access in the same page */
215 b92e5a22 bellard
            glue(glue(st, SUFFIX), _raw)((uint8_t *)physaddr, val);
216 b92e5a22 bellard
        }
217 b92e5a22 bellard
    } else {
218 b92e5a22 bellard
        /* the page is not in the TLB : fill it */
219 61382a50 bellard
        retaddr = GETPC();
220 61382a50 bellard
        tlb_fill(addr, 1, is_user, retaddr);
221 b92e5a22 bellard
        goto redo;
222 b92e5a22 bellard
    }
223 b92e5a22 bellard
}
224 b92e5a22 bellard
225 b92e5a22 bellard
/* handles all unaligned cases */
226 61382a50 bellard
static void glue(glue(slow_st, SUFFIX), MMUSUFFIX)(unsigned long addr, 
227 61382a50 bellard
                                                   DATA_TYPE val,
228 61382a50 bellard
                                                   int is_user,
229 61382a50 bellard
                                                   void *retaddr)
230 b92e5a22 bellard
{
231 b92e5a22 bellard
    unsigned long physaddr, tlb_addr;
232 61382a50 bellard
    int index, i;
233 b92e5a22 bellard
234 b92e5a22 bellard
    index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
235 b92e5a22 bellard
 redo:
236 b92e5a22 bellard
    tlb_addr = env->tlb_write[is_user][index].address;
237 b92e5a22 bellard
    if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
238 4ad06a29 bellard
        physaddr = addr + env->tlb_write[is_user][index].addend;
239 b92e5a22 bellard
        if (tlb_addr & ~TARGET_PAGE_MASK) {
240 b92e5a22 bellard
            /* IO access */
241 b92e5a22 bellard
            if ((addr & (DATA_SIZE - 1)) != 0)
242 b92e5a22 bellard
                goto do_unaligned_access;
243 d720b93d bellard
            glue(io_write, SUFFIX)(physaddr, val, tlb_addr, retaddr);
244 b92e5a22 bellard
        } else if (((addr & 0xfff) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) {
245 b92e5a22 bellard
        do_unaligned_access:
246 b92e5a22 bellard
            /* XXX: not efficient, but simple */
247 b92e5a22 bellard
            for(i = 0;i < DATA_SIZE; i++) {
248 b92e5a22 bellard
#ifdef TARGET_WORDS_BIGENDIAN
249 61382a50 bellard
                glue(slow_stb, MMUSUFFIX)(addr + i, val >> (((DATA_SIZE - 1) * 8) - (i * 8)), 
250 61382a50 bellard
                                          is_user, retaddr);
251 b92e5a22 bellard
#else
252 61382a50 bellard
                glue(slow_stb, MMUSUFFIX)(addr + i, val >> (i * 8), 
253 61382a50 bellard
                                          is_user, retaddr);
254 b92e5a22 bellard
#endif
255 b92e5a22 bellard
            }
256 b92e5a22 bellard
        } else {
257 b92e5a22 bellard
            /* aligned/unaligned access in the same page */
258 b92e5a22 bellard
            glue(glue(st, SUFFIX), _raw)((uint8_t *)physaddr, val);
259 b92e5a22 bellard
        }
260 b92e5a22 bellard
    } else {
261 b92e5a22 bellard
        /* the page is not in the TLB : fill it */
262 61382a50 bellard
        tlb_fill(addr, 1, is_user, retaddr);
263 b92e5a22 bellard
        goto redo;
264 b92e5a22 bellard
    }
265 b92e5a22 bellard
}
266 b92e5a22 bellard
267 b769d8fe bellard
#endif /* !defined(SOFTMMU_CODE_ACCESS) */
268 b769d8fe bellard
269 b769d8fe bellard
#undef READ_ACCESS_TYPE
270 b92e5a22 bellard
#undef SHIFT
271 b92e5a22 bellard
#undef DATA_TYPE
272 b92e5a22 bellard
#undef SUFFIX
273 61382a50 bellard
#undef USUFFIX
274 b92e5a22 bellard
#undef DATA_SIZE