root / target-i386 / cpu.h @ bdf7ae5b
History | View | Annotate | Download (37.8 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * i386 virtual CPU header
|
3 | 5fafdf24 | ths | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 8167ee88 | Blue Swirl | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
18 | 2c0262af | bellard | */
|
19 | 2c0262af | bellard | #ifndef CPU_I386_H
|
20 | 2c0262af | bellard | #define CPU_I386_H
|
21 | 2c0262af | bellard | |
22 | 14ce26e7 | bellard | #include "config.h" |
23 | 9a78eead | Stefan Weil | #include "qemu-common.h" |
24 | 14ce26e7 | bellard | |
25 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
26 | 14ce26e7 | bellard | #define TARGET_LONG_BITS 64 |
27 | 14ce26e7 | bellard | #else
|
28 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
29 | 14ce26e7 | bellard | #endif
|
30 | 3cf1e035 | bellard | |
31 | d720b93d | bellard | /* target supports implicit self modifying code */
|
32 | d720b93d | bellard | #define TARGET_HAS_SMC
|
33 | d720b93d | bellard | /* support for self modifying code even if the modified instruction is
|
34 | d720b93d | bellard | close to the modifying instruction */
|
35 | d720b93d | bellard | #define TARGET_HAS_PRECISE_SMC
|
36 | d720b93d | bellard | |
37 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
38 | 1fddef4b | bellard | |
39 | 9042c0e2 | ths | #ifdef TARGET_X86_64
|
40 | 9042c0e2 | ths | #define ELF_MACHINE EM_X86_64
|
41 | 9042c0e2 | ths | #else
|
42 | 9042c0e2 | ths | #define ELF_MACHINE EM_386
|
43 | 9042c0e2 | ths | #endif
|
44 | 9042c0e2 | ths | |
45 | 9349b4f9 | Andreas Färber | #define CPUArchState struct CPUX86State |
46 | c2764719 | pbrook | |
47 | 022c62cb | Paolo Bonzini | #include "exec/cpu-defs.h" |
48 | 2c0262af | bellard | |
49 | 6b4c305c | Paolo Bonzini | #include "fpu/softfloat.h" |
50 | 7a0e1f41 | bellard | |
51 | 2c0262af | bellard | #define R_EAX 0 |
52 | 2c0262af | bellard | #define R_ECX 1 |
53 | 2c0262af | bellard | #define R_EDX 2 |
54 | 2c0262af | bellard | #define R_EBX 3 |
55 | 2c0262af | bellard | #define R_ESP 4 |
56 | 2c0262af | bellard | #define R_EBP 5 |
57 | 2c0262af | bellard | #define R_ESI 6 |
58 | 2c0262af | bellard | #define R_EDI 7 |
59 | 2c0262af | bellard | |
60 | 2c0262af | bellard | #define R_AL 0 |
61 | 2c0262af | bellard | #define R_CL 1 |
62 | 2c0262af | bellard | #define R_DL 2 |
63 | 2c0262af | bellard | #define R_BL 3 |
64 | 2c0262af | bellard | #define R_AH 4 |
65 | 2c0262af | bellard | #define R_CH 5 |
66 | 2c0262af | bellard | #define R_DH 6 |
67 | 2c0262af | bellard | #define R_BH 7 |
68 | 2c0262af | bellard | |
69 | 2c0262af | bellard | #define R_ES 0 |
70 | 2c0262af | bellard | #define R_CS 1 |
71 | 2c0262af | bellard | #define R_SS 2 |
72 | 2c0262af | bellard | #define R_DS 3 |
73 | 2c0262af | bellard | #define R_FS 4 |
74 | 2c0262af | bellard | #define R_GS 5 |
75 | 2c0262af | bellard | |
76 | 2c0262af | bellard | /* segment descriptor fields */
|
77 | 2c0262af | bellard | #define DESC_G_MASK (1 << 23) |
78 | 2c0262af | bellard | #define DESC_B_SHIFT 22 |
79 | 2c0262af | bellard | #define DESC_B_MASK (1 << DESC_B_SHIFT) |
80 | 14ce26e7 | bellard | #define DESC_L_SHIFT 21 /* x86_64 only : 64 bit code segment */ |
81 | 14ce26e7 | bellard | #define DESC_L_MASK (1 << DESC_L_SHIFT) |
82 | 2c0262af | bellard | #define DESC_AVL_MASK (1 << 20) |
83 | 2c0262af | bellard | #define DESC_P_MASK (1 << 15) |
84 | 2c0262af | bellard | #define DESC_DPL_SHIFT 13 |
85 | a3867ed2 | aliguori | #define DESC_DPL_MASK (3 << DESC_DPL_SHIFT) |
86 | 2c0262af | bellard | #define DESC_S_MASK (1 << 12) |
87 | 2c0262af | bellard | #define DESC_TYPE_SHIFT 8 |
88 | a3867ed2 | aliguori | #define DESC_TYPE_MASK (15 << DESC_TYPE_SHIFT) |
89 | 2c0262af | bellard | #define DESC_A_MASK (1 << 8) |
90 | 2c0262af | bellard | |
91 | e670b89e | bellard | #define DESC_CS_MASK (1 << 11) /* 1=code segment 0=data segment */ |
92 | e670b89e | bellard | #define DESC_C_MASK (1 << 10) /* code: conforming */ |
93 | e670b89e | bellard | #define DESC_R_MASK (1 << 9) /* code: readable */ |
94 | 2c0262af | bellard | |
95 | e670b89e | bellard | #define DESC_E_MASK (1 << 10) /* data: expansion direction */ |
96 | e670b89e | bellard | #define DESC_W_MASK (1 << 9) /* data: writable */ |
97 | e670b89e | bellard | |
98 | e670b89e | bellard | #define DESC_TSS_BUSY_MASK (1 << 9) |
99 | 2c0262af | bellard | |
100 | 2c0262af | bellard | /* eflags masks */
|
101 | 2c0262af | bellard | #define CC_C 0x0001 |
102 | 2c0262af | bellard | #define CC_P 0x0004 |
103 | 2c0262af | bellard | #define CC_A 0x0010 |
104 | 2c0262af | bellard | #define CC_Z 0x0040 |
105 | 2c0262af | bellard | #define CC_S 0x0080 |
106 | 2c0262af | bellard | #define CC_O 0x0800 |
107 | 2c0262af | bellard | |
108 | 2c0262af | bellard | #define TF_SHIFT 8 |
109 | 2c0262af | bellard | #define IOPL_SHIFT 12 |
110 | 2c0262af | bellard | #define VM_SHIFT 17 |
111 | 2c0262af | bellard | |
112 | 2c0262af | bellard | #define TF_MASK 0x00000100 |
113 | 2c0262af | bellard | #define IF_MASK 0x00000200 |
114 | 2c0262af | bellard | #define DF_MASK 0x00000400 |
115 | 2c0262af | bellard | #define IOPL_MASK 0x00003000 |
116 | 2c0262af | bellard | #define NT_MASK 0x00004000 |
117 | 2c0262af | bellard | #define RF_MASK 0x00010000 |
118 | 2c0262af | bellard | #define VM_MASK 0x00020000 |
119 | 5fafdf24 | ths | #define AC_MASK 0x00040000 |
120 | 2c0262af | bellard | #define VIF_MASK 0x00080000 |
121 | 2c0262af | bellard | #define VIP_MASK 0x00100000 |
122 | 2c0262af | bellard | #define ID_MASK 0x00200000 |
123 | 2c0262af | bellard | |
124 | aa1f17c1 | ths | /* hidden flags - used internally by qemu to represent additional cpu
|
125 | 33c263df | bellard | states. Only the CPL, INHIBIT_IRQ, SMM and SVMI are not
|
126 | a9321a4d | H. Peter Anvin | redundant. We avoid using the IOPL_MASK, TF_MASK, VM_MASK and AC_MASK
|
127 | a9321a4d | H. Peter Anvin | bit positions to ease oring with eflags. */
|
128 | 2c0262af | bellard | /* current cpl */
|
129 | 2c0262af | bellard | #define HF_CPL_SHIFT 0 |
130 | 2c0262af | bellard | /* true if soft mmu is being used */
|
131 | 2c0262af | bellard | #define HF_SOFTMMU_SHIFT 2 |
132 | 2c0262af | bellard | /* true if hardware interrupts must be disabled for next instruction */
|
133 | 2c0262af | bellard | #define HF_INHIBIT_IRQ_SHIFT 3 |
134 | 2c0262af | bellard | /* 16 or 32 segments */
|
135 | 2c0262af | bellard | #define HF_CS32_SHIFT 4 |
136 | 2c0262af | bellard | #define HF_SS32_SHIFT 5 |
137 | dc196a57 | bellard | /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */
|
138 | 2c0262af | bellard | #define HF_ADDSEG_SHIFT 6 |
139 | 65262d57 | bellard | /* copy of CR0.PE (protected mode) */
|
140 | 65262d57 | bellard | #define HF_PE_SHIFT 7 |
141 | 65262d57 | bellard | #define HF_TF_SHIFT 8 /* must be same as eflags */ |
142 | 7eee2a50 | bellard | #define HF_MP_SHIFT 9 /* the order must be MP, EM, TS */ |
143 | 7eee2a50 | bellard | #define HF_EM_SHIFT 10 |
144 | 7eee2a50 | bellard | #define HF_TS_SHIFT 11 |
145 | 65262d57 | bellard | #define HF_IOPL_SHIFT 12 /* must be same as eflags */ |
146 | 14ce26e7 | bellard | #define HF_LMA_SHIFT 14 /* only used on x86_64: long mode active */ |
147 | 14ce26e7 | bellard | #define HF_CS64_SHIFT 15 /* only used on x86_64: 64 bit code segment */ |
148 | a2397807 | Jan Kiszka | #define HF_RF_SHIFT 16 /* must be same as eflags */ |
149 | 65262d57 | bellard | #define HF_VM_SHIFT 17 /* must be same as eflags */ |
150 | a9321a4d | H. Peter Anvin | #define HF_AC_SHIFT 18 /* must be same as eflags */ |
151 | 3b21e03e | bellard | #define HF_SMM_SHIFT 19 /* CPU in SMM mode */ |
152 | db620f46 | bellard | #define HF_SVME_SHIFT 20 /* SVME enabled (copy of EFER.SVME) */ |
153 | db620f46 | bellard | #define HF_SVMI_SHIFT 21 /* SVM intercepts are active */ |
154 | a2397807 | Jan Kiszka | #define HF_OSFXSR_SHIFT 22 /* CR4.OSFXSR */ |
155 | a9321a4d | H. Peter Anvin | #define HF_SMAP_SHIFT 23 /* CR4.SMAP */ |
156 | 2c0262af | bellard | |
157 | 2c0262af | bellard | #define HF_CPL_MASK (3 << HF_CPL_SHIFT) |
158 | 2c0262af | bellard | #define HF_SOFTMMU_MASK (1 << HF_SOFTMMU_SHIFT) |
159 | 2c0262af | bellard | #define HF_INHIBIT_IRQ_MASK (1 << HF_INHIBIT_IRQ_SHIFT) |
160 | 2c0262af | bellard | #define HF_CS32_MASK (1 << HF_CS32_SHIFT) |
161 | 2c0262af | bellard | #define HF_SS32_MASK (1 << HF_SS32_SHIFT) |
162 | 2c0262af | bellard | #define HF_ADDSEG_MASK (1 << HF_ADDSEG_SHIFT) |
163 | 65262d57 | bellard | #define HF_PE_MASK (1 << HF_PE_SHIFT) |
164 | 58fe2f10 | bellard | #define HF_TF_MASK (1 << HF_TF_SHIFT) |
165 | 7eee2a50 | bellard | #define HF_MP_MASK (1 << HF_MP_SHIFT) |
166 | 7eee2a50 | bellard | #define HF_EM_MASK (1 << HF_EM_SHIFT) |
167 | 7eee2a50 | bellard | #define HF_TS_MASK (1 << HF_TS_SHIFT) |
168 | 0650f1ab | aliguori | #define HF_IOPL_MASK (3 << HF_IOPL_SHIFT) |
169 | 14ce26e7 | bellard | #define HF_LMA_MASK (1 << HF_LMA_SHIFT) |
170 | 14ce26e7 | bellard | #define HF_CS64_MASK (1 << HF_CS64_SHIFT) |
171 | a2397807 | Jan Kiszka | #define HF_RF_MASK (1 << HF_RF_SHIFT) |
172 | 0650f1ab | aliguori | #define HF_VM_MASK (1 << HF_VM_SHIFT) |
173 | a9321a4d | H. Peter Anvin | #define HF_AC_MASK (1 << HF_AC_SHIFT) |
174 | 3b21e03e | bellard | #define HF_SMM_MASK (1 << HF_SMM_SHIFT) |
175 | 872929aa | bellard | #define HF_SVME_MASK (1 << HF_SVME_SHIFT) |
176 | 872929aa | bellard | #define HF_SVMI_MASK (1 << HF_SVMI_SHIFT) |
177 | a2397807 | Jan Kiszka | #define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT) |
178 | a9321a4d | H. Peter Anvin | #define HF_SMAP_MASK (1 << HF_SMAP_SHIFT) |
179 | 2c0262af | bellard | |
180 | db620f46 | bellard | /* hflags2 */
|
181 | db620f46 | bellard | |
182 | db620f46 | bellard | #define HF2_GIF_SHIFT 0 /* if set CPU takes interrupts */ |
183 | db620f46 | bellard | #define HF2_HIF_SHIFT 1 /* value of IF_MASK when entering SVM */ |
184 | db620f46 | bellard | #define HF2_NMI_SHIFT 2 /* CPU serving NMI */ |
185 | db620f46 | bellard | #define HF2_VINTR_SHIFT 3 /* value of V_INTR_MASKING bit */ |
186 | db620f46 | bellard | |
187 | db620f46 | bellard | #define HF2_GIF_MASK (1 << HF2_GIF_SHIFT) |
188 | 4d8b3c63 | Laszlo Ersek | #define HF2_HIF_MASK (1 << HF2_HIF_SHIFT) |
189 | db620f46 | bellard | #define HF2_NMI_MASK (1 << HF2_NMI_SHIFT) |
190 | db620f46 | bellard | #define HF2_VINTR_MASK (1 << HF2_VINTR_SHIFT) |
191 | db620f46 | bellard | |
192 | 0650f1ab | aliguori | #define CR0_PE_SHIFT 0 |
193 | 0650f1ab | aliguori | #define CR0_MP_SHIFT 1 |
194 | 0650f1ab | aliguori | |
195 | 2c0262af | bellard | #define CR0_PE_MASK (1 << 0) |
196 | 7eee2a50 | bellard | #define CR0_MP_MASK (1 << 1) |
197 | 7eee2a50 | bellard | #define CR0_EM_MASK (1 << 2) |
198 | 2c0262af | bellard | #define CR0_TS_MASK (1 << 3) |
199 | 2ee73ac3 | bellard | #define CR0_ET_MASK (1 << 4) |
200 | 7eee2a50 | bellard | #define CR0_NE_MASK (1 << 5) |
201 | 2c0262af | bellard | #define CR0_WP_MASK (1 << 16) |
202 | 2c0262af | bellard | #define CR0_AM_MASK (1 << 18) |
203 | 2c0262af | bellard | #define CR0_PG_MASK (1 << 31) |
204 | 2c0262af | bellard | |
205 | 2c0262af | bellard | #define CR4_VME_MASK (1 << 0) |
206 | 2c0262af | bellard | #define CR4_PVI_MASK (1 << 1) |
207 | 2c0262af | bellard | #define CR4_TSD_MASK (1 << 2) |
208 | 2c0262af | bellard | #define CR4_DE_MASK (1 << 3) |
209 | 2c0262af | bellard | #define CR4_PSE_MASK (1 << 4) |
210 | 64a595f2 | bellard | #define CR4_PAE_MASK (1 << 5) |
211 | 79c4f6b0 | Huang Ying | #define CR4_MCE_MASK (1 << 6) |
212 | 64a595f2 | bellard | #define CR4_PGE_MASK (1 << 7) |
213 | 14ce26e7 | bellard | #define CR4_PCE_MASK (1 << 8) |
214 | 0650f1ab | aliguori | #define CR4_OSFXSR_SHIFT 9 |
215 | 0650f1ab | aliguori | #define CR4_OSFXSR_MASK (1 << CR4_OSFXSR_SHIFT) |
216 | 14ce26e7 | bellard | #define CR4_OSXMMEXCPT_MASK (1 << 10) |
217 | a9321a4d | H. Peter Anvin | #define CR4_VMXE_MASK (1 << 13) |
218 | a9321a4d | H. Peter Anvin | #define CR4_SMXE_MASK (1 << 14) |
219 | a9321a4d | H. Peter Anvin | #define CR4_FSGSBASE_MASK (1 << 16) |
220 | a9321a4d | H. Peter Anvin | #define CR4_PCIDE_MASK (1 << 17) |
221 | a9321a4d | H. Peter Anvin | #define CR4_OSXSAVE_MASK (1 << 18) |
222 | a9321a4d | H. Peter Anvin | #define CR4_SMEP_MASK (1 << 20) |
223 | a9321a4d | H. Peter Anvin | #define CR4_SMAP_MASK (1 << 21) |
224 | 2c0262af | bellard | |
225 | 01df040b | aliguori | #define DR6_BD (1 << 13) |
226 | 01df040b | aliguori | #define DR6_BS (1 << 14) |
227 | 01df040b | aliguori | #define DR6_BT (1 << 15) |
228 | 01df040b | aliguori | #define DR6_FIXED_1 0xffff0ff0 |
229 | 01df040b | aliguori | |
230 | 01df040b | aliguori | #define DR7_GD (1 << 13) |
231 | 01df040b | aliguori | #define DR7_TYPE_SHIFT 16 |
232 | 01df040b | aliguori | #define DR7_LEN_SHIFT 18 |
233 | 01df040b | aliguori | #define DR7_FIXED_1 0x00000400 |
234 | 428065ce | liguang | #define DR7_LOCAL_BP_MASK 0x55 |
235 | 428065ce | liguang | #define DR7_MAX_BP 4 |
236 | 428065ce | liguang | #define DR7_TYPE_BP_INST 0x0 |
237 | 428065ce | liguang | #define DR7_TYPE_DATA_WR 0x1 |
238 | 428065ce | liguang | #define DR7_TYPE_IO_RW 0x2 |
239 | 428065ce | liguang | #define DR7_TYPE_DATA_RW 0x3 |
240 | 01df040b | aliguori | |
241 | 2c0262af | bellard | #define PG_PRESENT_BIT 0 |
242 | 2c0262af | bellard | #define PG_RW_BIT 1 |
243 | 2c0262af | bellard | #define PG_USER_BIT 2 |
244 | 2c0262af | bellard | #define PG_PWT_BIT 3 |
245 | 2c0262af | bellard | #define PG_PCD_BIT 4 |
246 | 2c0262af | bellard | #define PG_ACCESSED_BIT 5 |
247 | 2c0262af | bellard | #define PG_DIRTY_BIT 6 |
248 | 2c0262af | bellard | #define PG_PSE_BIT 7 |
249 | 2c0262af | bellard | #define PG_GLOBAL_BIT 8 |
250 | 5cf38396 | bellard | #define PG_NX_BIT 63 |
251 | 2c0262af | bellard | |
252 | 2c0262af | bellard | #define PG_PRESENT_MASK (1 << PG_PRESENT_BIT) |
253 | 2c0262af | bellard | #define PG_RW_MASK (1 << PG_RW_BIT) |
254 | 2c0262af | bellard | #define PG_USER_MASK (1 << PG_USER_BIT) |
255 | 2c0262af | bellard | #define PG_PWT_MASK (1 << PG_PWT_BIT) |
256 | 2c0262af | bellard | #define PG_PCD_MASK (1 << PG_PCD_BIT) |
257 | 2c0262af | bellard | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
258 | 2c0262af | bellard | #define PG_DIRTY_MASK (1 << PG_DIRTY_BIT) |
259 | 2c0262af | bellard | #define PG_PSE_MASK (1 << PG_PSE_BIT) |
260 | 2c0262af | bellard | #define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT) |
261 | 3f2cbf0d | Jan Kiszka | #define PG_HI_USER_MASK 0x7ff0000000000000LL |
262 | 5cf38396 | bellard | #define PG_NX_MASK (1LL << PG_NX_BIT) |
263 | 2c0262af | bellard | |
264 | 2c0262af | bellard | #define PG_ERROR_W_BIT 1 |
265 | 2c0262af | bellard | |
266 | 2c0262af | bellard | #define PG_ERROR_P_MASK 0x01 |
267 | 2c0262af | bellard | #define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT) |
268 | 2c0262af | bellard | #define PG_ERROR_U_MASK 0x04 |
269 | 2c0262af | bellard | #define PG_ERROR_RSVD_MASK 0x08 |
270 | 5cf38396 | bellard | #define PG_ERROR_I_D_MASK 0x10 |
271 | 2c0262af | bellard | |
272 | c0532a76 | Marcelo Tosatti | #define MCG_CTL_P (1ULL<<8) /* MCG_CAP register available */ |
273 | c0532a76 | Marcelo Tosatti | #define MCG_SER_P (1ULL<<24) /* MCA recovery/new status bits */ |
274 | 79c4f6b0 | Huang Ying | |
275 | c0532a76 | Marcelo Tosatti | #define MCE_CAP_DEF (MCG_CTL_P|MCG_SER_P)
|
276 | 79c4f6b0 | Huang Ying | #define MCE_BANKS_DEF 10 |
277 | 79c4f6b0 | Huang Ying | |
278 | c0532a76 | Marcelo Tosatti | #define MCG_STATUS_RIPV (1ULL<<0) /* restart ip valid */ |
279 | c0532a76 | Marcelo Tosatti | #define MCG_STATUS_EIPV (1ULL<<1) /* ip points to correct instruction */ |
280 | e6a0575e | Anthony Liguori | #define MCG_STATUS_MCIP (1ULL<<2) /* machine check in progress */ |
281 | 79c4f6b0 | Huang Ying | |
282 | e6a0575e | Anthony Liguori | #define MCI_STATUS_VAL (1ULL<<63) /* valid error */ |
283 | e6a0575e | Anthony Liguori | #define MCI_STATUS_OVER (1ULL<<62) /* previous errors lost */ |
284 | e6a0575e | Anthony Liguori | #define MCI_STATUS_UC (1ULL<<61) /* uncorrected error */ |
285 | c0532a76 | Marcelo Tosatti | #define MCI_STATUS_EN (1ULL<<60) /* error enabled */ |
286 | c0532a76 | Marcelo Tosatti | #define MCI_STATUS_MISCV (1ULL<<59) /* misc error reg. valid */ |
287 | c0532a76 | Marcelo Tosatti | #define MCI_STATUS_ADDRV (1ULL<<58) /* addr reg. valid */ |
288 | c0532a76 | Marcelo Tosatti | #define MCI_STATUS_PCC (1ULL<<57) /* processor context corrupt */ |
289 | c0532a76 | Marcelo Tosatti | #define MCI_STATUS_S (1ULL<<56) /* Signaled machine check */ |
290 | c0532a76 | Marcelo Tosatti | #define MCI_STATUS_AR (1ULL<<55) /* Action required */ |
291 | c0532a76 | Marcelo Tosatti | |
292 | c0532a76 | Marcelo Tosatti | /* MISC register defines */
|
293 | c0532a76 | Marcelo Tosatti | #define MCM_ADDR_SEGOFF 0 /* segment offset */ |
294 | c0532a76 | Marcelo Tosatti | #define MCM_ADDR_LINEAR 1 /* linear address */ |
295 | c0532a76 | Marcelo Tosatti | #define MCM_ADDR_PHYS 2 /* physical address */ |
296 | c0532a76 | Marcelo Tosatti | #define MCM_ADDR_MEM 3 /* memory address */ |
297 | c0532a76 | Marcelo Tosatti | #define MCM_ADDR_GENERIC 7 /* generic */ |
298 | 79c4f6b0 | Huang Ying | |
299 | 0650f1ab | aliguori | #define MSR_IA32_TSC 0x10 |
300 | 2c0262af | bellard | #define MSR_IA32_APICBASE 0x1b |
301 | 2c0262af | bellard | #define MSR_IA32_APICBASE_BSP (1<<8) |
302 | 2c0262af | bellard | #define MSR_IA32_APICBASE_ENABLE (1<<11) |
303 | 2c0262af | bellard | #define MSR_IA32_APICBASE_BASE (0xfffff<<12) |
304 | f28558d3 | Will Auld | #define MSR_TSC_ADJUST 0x0000003b |
305 | aa82ba54 | Liu, Jinsong | #define MSR_IA32_TSCDEADLINE 0x6e0 |
306 | 2c0262af | bellard | |
307 | dd5e3b17 | aliguori | #define MSR_MTRRcap 0xfe |
308 | dd5e3b17 | aliguori | #define MSR_MTRRcap_VCNT 8 |
309 | dd5e3b17 | aliguori | #define MSR_MTRRcap_FIXRANGE_SUPPORT (1 << 8) |
310 | dd5e3b17 | aliguori | #define MSR_MTRRcap_WC_SUPPORTED (1 << 10) |
311 | dd5e3b17 | aliguori | |
312 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_CS 0x174 |
313 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_ESP 0x175 |
314 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_EIP 0x176 |
315 | 2c0262af | bellard | |
316 | 8f091a59 | bellard | #define MSR_MCG_CAP 0x179 |
317 | 8f091a59 | bellard | #define MSR_MCG_STATUS 0x17a |
318 | 8f091a59 | bellard | #define MSR_MCG_CTL 0x17b |
319 | 8f091a59 | bellard | |
320 | e737b32a | balrog | #define MSR_IA32_PERF_STATUS 0x198 |
321 | e737b32a | balrog | |
322 | 21e87c46 | Avi Kivity | #define MSR_IA32_MISC_ENABLE 0x1a0 |
323 | 21e87c46 | Avi Kivity | /* Indicates good rep/movs microcode on some processors: */
|
324 | 21e87c46 | Avi Kivity | #define MSR_IA32_MISC_ENABLE_DEFAULT 1 |
325 | 21e87c46 | Avi Kivity | |
326 | 165d9b82 | aliguori | #define MSR_MTRRphysBase(reg) (0x200 + 2 * (reg)) |
327 | 165d9b82 | aliguori | #define MSR_MTRRphysMask(reg) (0x200 + 2 * (reg) + 1) |
328 | 165d9b82 | aliguori | |
329 | 165d9b82 | aliguori | #define MSR_MTRRfix64K_00000 0x250 |
330 | 165d9b82 | aliguori | #define MSR_MTRRfix16K_80000 0x258 |
331 | 165d9b82 | aliguori | #define MSR_MTRRfix16K_A0000 0x259 |
332 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_C0000 0x268 |
333 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_C8000 0x269 |
334 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_D0000 0x26a |
335 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_D8000 0x26b |
336 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_E0000 0x26c |
337 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_E8000 0x26d |
338 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_F0000 0x26e |
339 | 165d9b82 | aliguori | #define MSR_MTRRfix4K_F8000 0x26f |
340 | 165d9b82 | aliguori | |
341 | 8f091a59 | bellard | #define MSR_PAT 0x277 |
342 | 8f091a59 | bellard | |
343 | 165d9b82 | aliguori | #define MSR_MTRRdefType 0x2ff |
344 | 165d9b82 | aliguori | |
345 | 79c4f6b0 | Huang Ying | #define MSR_MC0_CTL 0x400 |
346 | 79c4f6b0 | Huang Ying | #define MSR_MC0_STATUS 0x401 |
347 | 79c4f6b0 | Huang Ying | #define MSR_MC0_ADDR 0x402 |
348 | 79c4f6b0 | Huang Ying | #define MSR_MC0_MISC 0x403 |
349 | 79c4f6b0 | Huang Ying | |
350 | 14ce26e7 | bellard | #define MSR_EFER 0xc0000080 |
351 | 14ce26e7 | bellard | |
352 | 14ce26e7 | bellard | #define MSR_EFER_SCE (1 << 0) |
353 | 14ce26e7 | bellard | #define MSR_EFER_LME (1 << 8) |
354 | 14ce26e7 | bellard | #define MSR_EFER_LMA (1 << 10) |
355 | 14ce26e7 | bellard | #define MSR_EFER_NXE (1 << 11) |
356 | 872929aa | bellard | #define MSR_EFER_SVME (1 << 12) |
357 | 14ce26e7 | bellard | #define MSR_EFER_FFXSR (1 << 14) |
358 | 14ce26e7 | bellard | |
359 | 14ce26e7 | bellard | #define MSR_STAR 0xc0000081 |
360 | 14ce26e7 | bellard | #define MSR_LSTAR 0xc0000082 |
361 | 14ce26e7 | bellard | #define MSR_CSTAR 0xc0000083 |
362 | 14ce26e7 | bellard | #define MSR_FMASK 0xc0000084 |
363 | 14ce26e7 | bellard | #define MSR_FSBASE 0xc0000100 |
364 | 14ce26e7 | bellard | #define MSR_GSBASE 0xc0000101 |
365 | 14ce26e7 | bellard | #define MSR_KERNELGSBASE 0xc0000102 |
366 | 1b050077 | Andre Przywara | #define MSR_TSC_AUX 0xc0000103 |
367 | 14ce26e7 | bellard | |
368 | 0573fbfc | ths | #define MSR_VM_HSAVE_PA 0xc0010117 |
369 | 0573fbfc | ths | |
370 | 5ef57876 | Eduardo Habkost | /* CPUID feature words */
|
371 | 5ef57876 | Eduardo Habkost | typedef enum FeatureWord { |
372 | 5ef57876 | Eduardo Habkost | FEAT_1_EDX, /* CPUID[1].EDX */
|
373 | 5ef57876 | Eduardo Habkost | FEAT_1_ECX, /* CPUID[1].ECX */
|
374 | 5ef57876 | Eduardo Habkost | FEAT_7_0_EBX, /* CPUID[EAX=7,ECX=0].EBX */
|
375 | 5ef57876 | Eduardo Habkost | FEAT_8000_0001_EDX, /* CPUID[8000_0001].EDX */
|
376 | 5ef57876 | Eduardo Habkost | FEAT_8000_0001_ECX, /* CPUID[8000_0001].ECX */
|
377 | 5ef57876 | Eduardo Habkost | FEAT_C000_0001_EDX, /* CPUID[C000_0001].EDX */
|
378 | 5ef57876 | Eduardo Habkost | FEAT_KVM, /* CPUID[4000_0001].EAX (KVM_CPUID_FEATURES) */
|
379 | 5ef57876 | Eduardo Habkost | FEAT_SVM, /* CPUID[8000_000A].EDX */
|
380 | 5ef57876 | Eduardo Habkost | FEATURE_WORDS, |
381 | 5ef57876 | Eduardo Habkost | } FeatureWord; |
382 | 5ef57876 | Eduardo Habkost | |
383 | 5ef57876 | Eduardo Habkost | typedef uint32_t FeatureWordArray[FEATURE_WORDS];
|
384 | 5ef57876 | Eduardo Habkost | |
385 | 14ce26e7 | bellard | /* cpuid_features bits */
|
386 | 14ce26e7 | bellard | #define CPUID_FP87 (1 << 0) |
387 | 14ce26e7 | bellard | #define CPUID_VME (1 << 1) |
388 | 14ce26e7 | bellard | #define CPUID_DE (1 << 2) |
389 | 14ce26e7 | bellard | #define CPUID_PSE (1 << 3) |
390 | 14ce26e7 | bellard | #define CPUID_TSC (1 << 4) |
391 | 14ce26e7 | bellard | #define CPUID_MSR (1 << 5) |
392 | 14ce26e7 | bellard | #define CPUID_PAE (1 << 6) |
393 | 14ce26e7 | bellard | #define CPUID_MCE (1 << 7) |
394 | 14ce26e7 | bellard | #define CPUID_CX8 (1 << 8) |
395 | 14ce26e7 | bellard | #define CPUID_APIC (1 << 9) |
396 | 14ce26e7 | bellard | #define CPUID_SEP (1 << 11) /* sysenter/sysexit */ |
397 | 14ce26e7 | bellard | #define CPUID_MTRR (1 << 12) |
398 | 14ce26e7 | bellard | #define CPUID_PGE (1 << 13) |
399 | 14ce26e7 | bellard | #define CPUID_MCA (1 << 14) |
400 | 14ce26e7 | bellard | #define CPUID_CMOV (1 << 15) |
401 | 8f091a59 | bellard | #define CPUID_PAT (1 << 16) |
402 | 8988ae89 | bellard | #define CPUID_PSE36 (1 << 17) |
403 | a049de61 | bellard | #define CPUID_PN (1 << 18) |
404 | 8f091a59 | bellard | #define CPUID_CLFLUSH (1 << 19) |
405 | a049de61 | bellard | #define CPUID_DTS (1 << 21) |
406 | a049de61 | bellard | #define CPUID_ACPI (1 << 22) |
407 | 14ce26e7 | bellard | #define CPUID_MMX (1 << 23) |
408 | 14ce26e7 | bellard | #define CPUID_FXSR (1 << 24) |
409 | 14ce26e7 | bellard | #define CPUID_SSE (1 << 25) |
410 | 14ce26e7 | bellard | #define CPUID_SSE2 (1 << 26) |
411 | a049de61 | bellard | #define CPUID_SS (1 << 27) |
412 | a049de61 | bellard | #define CPUID_HT (1 << 28) |
413 | a049de61 | bellard | #define CPUID_TM (1 << 29) |
414 | a049de61 | bellard | #define CPUID_IA64 (1 << 30) |
415 | a049de61 | bellard | #define CPUID_PBE (1 << 31) |
416 | 14ce26e7 | bellard | |
417 | 465e9838 | bellard | #define CPUID_EXT_SSE3 (1 << 0) |
418 | a75b0818 | Eduardo Habkost | #define CPUID_EXT_PCLMULQDQ (1 << 1) |
419 | 558fa836 | pbrook | #define CPUID_EXT_DTES64 (1 << 2) |
420 | 9df217a3 | bellard | #define CPUID_EXT_MONITOR (1 << 3) |
421 | a049de61 | bellard | #define CPUID_EXT_DSCPL (1 << 4) |
422 | a049de61 | bellard | #define CPUID_EXT_VMX (1 << 5) |
423 | a049de61 | bellard | #define CPUID_EXT_SMX (1 << 6) |
424 | a049de61 | bellard | #define CPUID_EXT_EST (1 << 7) |
425 | a049de61 | bellard | #define CPUID_EXT_TM2 (1 << 8) |
426 | a049de61 | bellard | #define CPUID_EXT_SSSE3 (1 << 9) |
427 | a049de61 | bellard | #define CPUID_EXT_CID (1 << 10) |
428 | c8acc380 | Andre Przywara | #define CPUID_EXT_FMA (1 << 12) |
429 | 9df217a3 | bellard | #define CPUID_EXT_CX16 (1 << 13) |
430 | a049de61 | bellard | #define CPUID_EXT_XTPR (1 << 14) |
431 | 558fa836 | pbrook | #define CPUID_EXT_PDCM (1 << 15) |
432 | c8acc380 | Andre Przywara | #define CPUID_EXT_PCID (1 << 17) |
433 | 558fa836 | pbrook | #define CPUID_EXT_DCA (1 << 18) |
434 | 558fa836 | pbrook | #define CPUID_EXT_SSE41 (1 << 19) |
435 | 558fa836 | pbrook | #define CPUID_EXT_SSE42 (1 << 20) |
436 | 558fa836 | pbrook | #define CPUID_EXT_X2APIC (1 << 21) |
437 | 558fa836 | pbrook | #define CPUID_EXT_MOVBE (1 << 22) |
438 | 558fa836 | pbrook | #define CPUID_EXT_POPCNT (1 << 23) |
439 | a75b3e0f | Liu, Jinsong | #define CPUID_EXT_TSC_DEADLINE_TIMER (1 << 24) |
440 | a75b0818 | Eduardo Habkost | #define CPUID_EXT_AES (1 << 25) |
441 | 558fa836 | pbrook | #define CPUID_EXT_XSAVE (1 << 26) |
442 | 558fa836 | pbrook | #define CPUID_EXT_OSXSAVE (1 << 27) |
443 | a75b0818 | Eduardo Habkost | #define CPUID_EXT_AVX (1 << 28) |
444 | c8acc380 | Andre Przywara | #define CPUID_EXT_F16C (1 << 29) |
445 | c8acc380 | Andre Przywara | #define CPUID_EXT_RDRAND (1 << 30) |
446 | 6c0d7ee8 | Andre Przywara | #define CPUID_EXT_HYPERVISOR (1 << 31) |
447 | 9df217a3 | bellard | |
448 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_FPU (1 << 0) |
449 | 8fad4b44 | Eduardo Habkost | #define CPUID_EXT2_VME (1 << 1) |
450 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_DE (1 << 2) |
451 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_PSE (1 << 3) |
452 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_TSC (1 << 4) |
453 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_MSR (1 << 5) |
454 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_PAE (1 << 6) |
455 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_MCE (1 << 7) |
456 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_CX8 (1 << 8) |
457 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_APIC (1 << 9) |
458 | 9df217a3 | bellard | #define CPUID_EXT2_SYSCALL (1 << 11) |
459 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_MTRR (1 << 12) |
460 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_PGE (1 << 13) |
461 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_MCA (1 << 14) |
462 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_CMOV (1 << 15) |
463 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_PAT (1 << 16) |
464 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_PSE36 (1 << 17) |
465 | a049de61 | bellard | #define CPUID_EXT2_MP (1 << 19) |
466 | 9df217a3 | bellard | #define CPUID_EXT2_NX (1 << 20) |
467 | a049de61 | bellard | #define CPUID_EXT2_MMXEXT (1 << 22) |
468 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_MMX (1 << 23) |
469 | a75b0818 | Eduardo Habkost | #define CPUID_EXT2_FXSR (1 << 24) |
470 | 8d9bfc2b | bellard | #define CPUID_EXT2_FFXSR (1 << 25) |
471 | a049de61 | bellard | #define CPUID_EXT2_PDPE1GB (1 << 26) |
472 | a049de61 | bellard | #define CPUID_EXT2_RDTSCP (1 << 27) |
473 | 9df217a3 | bellard | #define CPUID_EXT2_LM (1 << 29) |
474 | a049de61 | bellard | #define CPUID_EXT2_3DNOWEXT (1 << 30) |
475 | a049de61 | bellard | #define CPUID_EXT2_3DNOW (1 << 31) |
476 | 9df217a3 | bellard | |
477 | 8fad4b44 | Eduardo Habkost | /* CPUID[8000_0001].EDX bits that are aliase of CPUID[1].EDX bits on AMD CPUs */
|
478 | 8fad4b44 | Eduardo Habkost | #define CPUID_EXT2_AMD_ALIASES (CPUID_EXT2_FPU | CPUID_EXT2_VME | \
|
479 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_DE | CPUID_EXT2_PSE | \ |
480 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_TSC | CPUID_EXT2_MSR | \ |
481 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_PAE | CPUID_EXT2_MCE | \ |
482 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_CX8 | CPUID_EXT2_APIC | \ |
483 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_MTRR | CPUID_EXT2_PGE | \ |
484 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_MCA | CPUID_EXT2_CMOV | \ |
485 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_PAT | CPUID_EXT2_PSE36 | \ |
486 | 8fad4b44 | Eduardo Habkost | CPUID_EXT2_MMX | CPUID_EXT2_FXSR) |
487 | 8fad4b44 | Eduardo Habkost | |
488 | a049de61 | bellard | #define CPUID_EXT3_LAHF_LM (1 << 0) |
489 | a049de61 | bellard | #define CPUID_EXT3_CMP_LEG (1 << 1) |
490 | 0573fbfc | ths | #define CPUID_EXT3_SVM (1 << 2) |
491 | a049de61 | bellard | #define CPUID_EXT3_EXTAPIC (1 << 3) |
492 | a049de61 | bellard | #define CPUID_EXT3_CR8LEG (1 << 4) |
493 | a049de61 | bellard | #define CPUID_EXT3_ABM (1 << 5) |
494 | a049de61 | bellard | #define CPUID_EXT3_SSE4A (1 << 6) |
495 | a049de61 | bellard | #define CPUID_EXT3_MISALIGNSSE (1 << 7) |
496 | a049de61 | bellard | #define CPUID_EXT3_3DNOWPREFETCH (1 << 8) |
497 | a049de61 | bellard | #define CPUID_EXT3_OSVW (1 << 9) |
498 | a049de61 | bellard | #define CPUID_EXT3_IBS (1 << 10) |
499 | a75b0818 | Eduardo Habkost | #define CPUID_EXT3_XOP (1 << 11) |
500 | 872929aa | bellard | #define CPUID_EXT3_SKINIT (1 << 12) |
501 | c8acc380 | Andre Przywara | #define CPUID_EXT3_WDT (1 << 13) |
502 | c8acc380 | Andre Przywara | #define CPUID_EXT3_LWP (1 << 15) |
503 | a75b0818 | Eduardo Habkost | #define CPUID_EXT3_FMA4 (1 << 16) |
504 | c8acc380 | Andre Przywara | #define CPUID_EXT3_TCE (1 << 17) |
505 | c8acc380 | Andre Przywara | #define CPUID_EXT3_NODEID (1 << 19) |
506 | c8acc380 | Andre Przywara | #define CPUID_EXT3_TBM (1 << 21) |
507 | c8acc380 | Andre Przywara | #define CPUID_EXT3_TOPOEXT (1 << 22) |
508 | c8acc380 | Andre Przywara | #define CPUID_EXT3_PERFCORE (1 << 23) |
509 | c8acc380 | Andre Przywara | #define CPUID_EXT3_PERFNB (1 << 24) |
510 | 0573fbfc | ths | |
511 | 296acb64 | Joerg Roedel | #define CPUID_SVM_NPT (1 << 0) |
512 | 296acb64 | Joerg Roedel | #define CPUID_SVM_LBRV (1 << 1) |
513 | 296acb64 | Joerg Roedel | #define CPUID_SVM_SVMLOCK (1 << 2) |
514 | 296acb64 | Joerg Roedel | #define CPUID_SVM_NRIPSAVE (1 << 3) |
515 | 296acb64 | Joerg Roedel | #define CPUID_SVM_TSCSCALE (1 << 4) |
516 | 296acb64 | Joerg Roedel | #define CPUID_SVM_VMCBCLEAN (1 << 5) |
517 | 296acb64 | Joerg Roedel | #define CPUID_SVM_FLUSHASID (1 << 6) |
518 | 296acb64 | Joerg Roedel | #define CPUID_SVM_DECODEASSIST (1 << 7) |
519 | 296acb64 | Joerg Roedel | #define CPUID_SVM_PAUSEFILTER (1 << 10) |
520 | 296acb64 | Joerg Roedel | #define CPUID_SVM_PFTHRESHOLD (1 << 12) |
521 | 296acb64 | Joerg Roedel | |
522 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_FSGSBASE (1 << 0) |
523 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_BMI1 (1 << 3) |
524 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_HLE (1 << 4) |
525 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_AVX2 (1 << 5) |
526 | a9321a4d | H. Peter Anvin | #define CPUID_7_0_EBX_SMEP (1 << 7) |
527 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_BMI2 (1 << 8) |
528 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_ERMS (1 << 9) |
529 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_INVPCID (1 << 10) |
530 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_RTM (1 << 11) |
531 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_RDSEED (1 << 18) |
532 | c8acc380 | Andre Przywara | #define CPUID_7_0_EBX_ADX (1 << 19) |
533 | a9321a4d | H. Peter Anvin | #define CPUID_7_0_EBX_SMAP (1 << 20) |
534 | a9321a4d | H. Peter Anvin | |
535 | 9df694ee | Igor Mammedov | #define CPUID_VENDOR_SZ 12 |
536 | 9df694ee | Igor Mammedov | |
537 | c5096daf | balrog | #define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */ |
538 | c5096daf | balrog | #define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */ |
539 | c5096daf | balrog | #define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */ |
540 | 99b88a17 | Igor Mammedov | #define CPUID_VENDOR_INTEL "GenuineIntel" |
541 | c5096daf | balrog | |
542 | c5096daf | balrog | #define CPUID_VENDOR_AMD_1 0x68747541 /* "Auth" */ |
543 | b3baa152 | brillywu@viatech.com.cn | #define CPUID_VENDOR_AMD_2 0x69746e65 /* "enti" */ |
544 | c5096daf | balrog | #define CPUID_VENDOR_AMD_3 0x444d4163 /* "cAMD" */ |
545 | 99b88a17 | Igor Mammedov | #define CPUID_VENDOR_AMD "AuthenticAMD" |
546 | c5096daf | balrog | |
547 | 99b88a17 | Igor Mammedov | #define CPUID_VENDOR_VIA "CentaurHauls" |
548 | b3baa152 | brillywu@viatech.com.cn | |
549 | e737b32a | balrog | #define CPUID_MWAIT_IBE (1 << 1) /* Interrupts can exit capability */ |
550 | a876e289 | balrog | #define CPUID_MWAIT_EMX (1 << 0) /* enumeration supported */ |
551 | e737b32a | balrog | |
552 | 2c0262af | bellard | #define EXCP00_DIVZ 0 |
553 | 01df040b | aliguori | #define EXCP01_DB 1 |
554 | 2c0262af | bellard | #define EXCP02_NMI 2 |
555 | 2c0262af | bellard | #define EXCP03_INT3 3 |
556 | 2c0262af | bellard | #define EXCP04_INTO 4 |
557 | 2c0262af | bellard | #define EXCP05_BOUND 5 |
558 | 2c0262af | bellard | #define EXCP06_ILLOP 6 |
559 | 2c0262af | bellard | #define EXCP07_PREX 7 |
560 | 2c0262af | bellard | #define EXCP08_DBLE 8 |
561 | 2c0262af | bellard | #define EXCP09_XERR 9 |
562 | 2c0262af | bellard | #define EXCP0A_TSS 10 |
563 | 2c0262af | bellard | #define EXCP0B_NOSEG 11 |
564 | 2c0262af | bellard | #define EXCP0C_STACK 12 |
565 | 2c0262af | bellard | #define EXCP0D_GPF 13 |
566 | 2c0262af | bellard | #define EXCP0E_PAGE 14 |
567 | 2c0262af | bellard | #define EXCP10_COPR 16 |
568 | 2c0262af | bellard | #define EXCP11_ALGN 17 |
569 | 2c0262af | bellard | #define EXCP12_MCHK 18 |
570 | 2c0262af | bellard | |
571 | d2fd1af7 | bellard | #define EXCP_SYSCALL 0x100 /* only happens in user only emulation |
572 | d2fd1af7 | bellard | for syscall instruction */
|
573 | d2fd1af7 | bellard | |
574 | 00a152b4 | Richard Henderson | /* i386-specific interrupt pending bits. */
|
575 | 5d62c43a | Jan Kiszka | #define CPU_INTERRUPT_POLL CPU_INTERRUPT_TGT_EXT_1
|
576 | 00a152b4 | Richard Henderson | #define CPU_INTERRUPT_SMI CPU_INTERRUPT_TGT_EXT_2
|
577 | 85097db6 | Richard Henderson | #define CPU_INTERRUPT_NMI CPU_INTERRUPT_TGT_EXT_3
|
578 | 00a152b4 | Richard Henderson | #define CPU_INTERRUPT_MCE CPU_INTERRUPT_TGT_EXT_4
|
579 | 00a152b4 | Richard Henderson | #define CPU_INTERRUPT_VIRQ CPU_INTERRUPT_TGT_INT_0
|
580 | 00a152b4 | Richard Henderson | #define CPU_INTERRUPT_INIT CPU_INTERRUPT_TGT_INT_1
|
581 | 00a152b4 | Richard Henderson | #define CPU_INTERRUPT_SIPI CPU_INTERRUPT_TGT_INT_2
|
582 | d362e757 | Jan Kiszka | #define CPU_INTERRUPT_TPR CPU_INTERRUPT_TGT_INT_3
|
583 | 00a152b4 | Richard Henderson | |
584 | 00a152b4 | Richard Henderson | |
585 | fee71888 | Richard Henderson | typedef enum { |
586 | 2c0262af | bellard | CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
|
587 | 1235fc06 | ths | CC_OP_EFLAGS, /* all cc are explicitly computed, CC_SRC = flags */
|
588 | d36cd60e | bellard | |
589 | d36cd60e | bellard | CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */
|
590 | d36cd60e | bellard | CC_OP_MULW, |
591 | d36cd60e | bellard | CC_OP_MULL, |
592 | 14ce26e7 | bellard | CC_OP_MULQ, |
593 | 2c0262af | bellard | |
594 | 2c0262af | bellard | CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
595 | 2c0262af | bellard | CC_OP_ADDW, |
596 | 2c0262af | bellard | CC_OP_ADDL, |
597 | 14ce26e7 | bellard | CC_OP_ADDQ, |
598 | 2c0262af | bellard | |
599 | 2c0262af | bellard | CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
600 | 2c0262af | bellard | CC_OP_ADCW, |
601 | 2c0262af | bellard | CC_OP_ADCL, |
602 | 14ce26e7 | bellard | CC_OP_ADCQ, |
603 | 2c0262af | bellard | |
604 | 2c0262af | bellard | CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
605 | 2c0262af | bellard | CC_OP_SUBW, |
606 | 2c0262af | bellard | CC_OP_SUBL, |
607 | 14ce26e7 | bellard | CC_OP_SUBQ, |
608 | 2c0262af | bellard | |
609 | 2c0262af | bellard | CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
610 | 2c0262af | bellard | CC_OP_SBBW, |
611 | 2c0262af | bellard | CC_OP_SBBL, |
612 | 14ce26e7 | bellard | CC_OP_SBBQ, |
613 | 2c0262af | bellard | |
614 | 2c0262af | bellard | CC_OP_LOGICB, /* modify all flags, CC_DST = res */
|
615 | 2c0262af | bellard | CC_OP_LOGICW, |
616 | 2c0262af | bellard | CC_OP_LOGICL, |
617 | 14ce26e7 | bellard | CC_OP_LOGICQ, |
618 | 2c0262af | bellard | |
619 | 2c0262af | bellard | CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
620 | 2c0262af | bellard | CC_OP_INCW, |
621 | 2c0262af | bellard | CC_OP_INCL, |
622 | 14ce26e7 | bellard | CC_OP_INCQ, |
623 | 2c0262af | bellard | |
624 | 2c0262af | bellard | CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
625 | 2c0262af | bellard | CC_OP_DECW, |
626 | 2c0262af | bellard | CC_OP_DECL, |
627 | 14ce26e7 | bellard | CC_OP_DECQ, |
628 | 2c0262af | bellard | |
629 | 6b652794 | bellard | CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */
|
630 | 2c0262af | bellard | CC_OP_SHLW, |
631 | 2c0262af | bellard | CC_OP_SHLL, |
632 | 14ce26e7 | bellard | CC_OP_SHLQ, |
633 | 2c0262af | bellard | |
634 | 2c0262af | bellard | CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
|
635 | 2c0262af | bellard | CC_OP_SARW, |
636 | 2c0262af | bellard | CC_OP_SARL, |
637 | 14ce26e7 | bellard | CC_OP_SARQ, |
638 | 2c0262af | bellard | |
639 | bc4b43dc | Richard Henderson | CC_OP_BMILGB, /* Z,S via CC_DST, C = SRC==0; O=0; P,A undefined */
|
640 | bc4b43dc | Richard Henderson | CC_OP_BMILGW, |
641 | bc4b43dc | Richard Henderson | CC_OP_BMILGL, |
642 | bc4b43dc | Richard Henderson | CC_OP_BMILGQ, |
643 | bc4b43dc | Richard Henderson | |
644 | cd7f97ca | Richard Henderson | CC_OP_ADCX, /* CC_DST = C, CC_SRC = rest. */
|
645 | cd7f97ca | Richard Henderson | CC_OP_ADOX, /* CC_DST = O, CC_SRC = rest. */
|
646 | cd7f97ca | Richard Henderson | CC_OP_ADCOX, /* CC_DST = C, CC_SRC2 = O, CC_SRC = rest. */
|
647 | cd7f97ca | Richard Henderson | |
648 | 436ff2d2 | Richard Henderson | CC_OP_CLR, /* Z set, all other flags clear. */
|
649 | 436ff2d2 | Richard Henderson | |
650 | 2c0262af | bellard | CC_OP_NB, |
651 | fee71888 | Richard Henderson | } CCOp; |
652 | 2c0262af | bellard | |
653 | 2c0262af | bellard | typedef struct SegmentCache { |
654 | 2c0262af | bellard | uint32_t selector; |
655 | 14ce26e7 | bellard | target_ulong base; |
656 | 2c0262af | bellard | uint32_t limit; |
657 | 2c0262af | bellard | uint32_t flags; |
658 | 2c0262af | bellard | } SegmentCache; |
659 | 2c0262af | bellard | |
660 | 826461bb | bellard | typedef union { |
661 | 664e0f19 | bellard | uint8_t _b[16];
|
662 | 664e0f19 | bellard | uint16_t _w[8];
|
663 | 664e0f19 | bellard | uint32_t _l[4];
|
664 | 664e0f19 | bellard | uint64_t _q[2];
|
665 | 7a0e1f41 | bellard | float32 _s[4];
|
666 | 7a0e1f41 | bellard | float64 _d[2];
|
667 | 14ce26e7 | bellard | } XMMReg; |
668 | 14ce26e7 | bellard | |
669 | 826461bb | bellard | typedef union { |
670 | 826461bb | bellard | uint8_t _b[8];
|
671 | a35f3ec7 | aurel32 | uint16_t _w[4];
|
672 | a35f3ec7 | aurel32 | uint32_t _l[2];
|
673 | a35f3ec7 | aurel32 | float32 _s[2];
|
674 | 826461bb | bellard | uint64_t q; |
675 | 826461bb | bellard | } MMXReg; |
676 | 826461bb | bellard | |
677 | e2542fe2 | Juan Quintela | #ifdef HOST_WORDS_BIGENDIAN
|
678 | 826461bb | bellard | #define XMM_B(n) _b[15 - (n)] |
679 | 826461bb | bellard | #define XMM_W(n) _w[7 - (n)] |
680 | 826461bb | bellard | #define XMM_L(n) _l[3 - (n)] |
681 | 664e0f19 | bellard | #define XMM_S(n) _s[3 - (n)] |
682 | 826461bb | bellard | #define XMM_Q(n) _q[1 - (n)] |
683 | 664e0f19 | bellard | #define XMM_D(n) _d[1 - (n)] |
684 | 826461bb | bellard | |
685 | 826461bb | bellard | #define MMX_B(n) _b[7 - (n)] |
686 | 826461bb | bellard | #define MMX_W(n) _w[3 - (n)] |
687 | 826461bb | bellard | #define MMX_L(n) _l[1 - (n)] |
688 | a35f3ec7 | aurel32 | #define MMX_S(n) _s[1 - (n)] |
689 | 826461bb | bellard | #else
|
690 | 826461bb | bellard | #define XMM_B(n) _b[n]
|
691 | 826461bb | bellard | #define XMM_W(n) _w[n]
|
692 | 826461bb | bellard | #define XMM_L(n) _l[n]
|
693 | 664e0f19 | bellard | #define XMM_S(n) _s[n]
|
694 | 826461bb | bellard | #define XMM_Q(n) _q[n]
|
695 | 664e0f19 | bellard | #define XMM_D(n) _d[n]
|
696 | 826461bb | bellard | |
697 | 826461bb | bellard | #define MMX_B(n) _b[n]
|
698 | 826461bb | bellard | #define MMX_W(n) _w[n]
|
699 | 826461bb | bellard | #define MMX_L(n) _l[n]
|
700 | a35f3ec7 | aurel32 | #define MMX_S(n) _s[n]
|
701 | 826461bb | bellard | #endif
|
702 | 664e0f19 | bellard | #define MMX_Q(n) q
|
703 | 826461bb | bellard | |
704 | acc68836 | Juan Quintela | typedef union { |
705 | c31da136 | Aurelien Jarno | floatx80 d __attribute__((aligned(16)));
|
706 | acc68836 | Juan Quintela | MMXReg mmx; |
707 | acc68836 | Juan Quintela | } FPReg; |
708 | acc68836 | Juan Quintela | |
709 | c1a54d57 | Juan Quintela | typedef struct { |
710 | c1a54d57 | Juan Quintela | uint64_t base; |
711 | c1a54d57 | Juan Quintela | uint64_t mask; |
712 | c1a54d57 | Juan Quintela | } MTRRVar; |
713 | c1a54d57 | Juan Quintela | |
714 | 5f30fa18 | Jan Kiszka | #define CPU_NB_REGS64 16 |
715 | 5f30fa18 | Jan Kiszka | #define CPU_NB_REGS32 8 |
716 | 5f30fa18 | Jan Kiszka | |
717 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
718 | 5f30fa18 | Jan Kiszka | #define CPU_NB_REGS CPU_NB_REGS64
|
719 | 14ce26e7 | bellard | #else
|
720 | 5f30fa18 | Jan Kiszka | #define CPU_NB_REGS CPU_NB_REGS32
|
721 | 14ce26e7 | bellard | #endif
|
722 | 14ce26e7 | bellard | |
723 | a9321a4d | H. Peter Anvin | #define NB_MMU_MODES 3 |
724 | 6ebbf390 | j_mayer | |
725 | d362e757 | Jan Kiszka | typedef enum TPRAccess { |
726 | d362e757 | Jan Kiszka | TPR_ACCESS_READ, |
727 | d362e757 | Jan Kiszka | TPR_ACCESS_WRITE, |
728 | d362e757 | Jan Kiszka | } TPRAccess; |
729 | d362e757 | Jan Kiszka | |
730 | 2c0262af | bellard | typedef struct CPUX86State { |
731 | 2c0262af | bellard | /* standard registers */
|
732 | 14ce26e7 | bellard | target_ulong regs[CPU_NB_REGS]; |
733 | 14ce26e7 | bellard | target_ulong eip; |
734 | 14ce26e7 | bellard | target_ulong eflags; /* eflags register. During CPU emulation, CC
|
735 | 2c0262af | bellard | flags and DF are set to zero because they are
|
736 | 2c0262af | bellard | stored elsewhere */
|
737 | 2c0262af | bellard | |
738 | 2c0262af | bellard | /* emulator internal eflags handling */
|
739 | 14ce26e7 | bellard | target_ulong cc_dst; |
740 | 988c3eb0 | Richard Henderson | target_ulong cc_src; |
741 | 988c3eb0 | Richard Henderson | target_ulong cc_src2; |
742 | 2c0262af | bellard | uint32_t cc_op; |
743 | 2c0262af | bellard | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
|
744 | db620f46 | bellard | uint32_t hflags; /* TB flags, see HF_xxx constants. These flags
|
745 | db620f46 | bellard | are known at translation time. */
|
746 | db620f46 | bellard | uint32_t hflags2; /* various other flags, see HF2_xxx constants. */
|
747 | 2c0262af | bellard | |
748 | 9df217a3 | bellard | /* segments */
|
749 | 9df217a3 | bellard | SegmentCache segs[6]; /* selector values */ |
750 | 9df217a3 | bellard | SegmentCache ldt; |
751 | 9df217a3 | bellard | SegmentCache tr; |
752 | 9df217a3 | bellard | SegmentCache gdt; /* only base and limit are used */
|
753 | 9df217a3 | bellard | SegmentCache idt; /* only base and limit are used */
|
754 | 9df217a3 | bellard | |
755 | db620f46 | bellard | target_ulong cr[5]; /* NOTE: cr1 is unused */ |
756 | 5ee0ffaa | Juan Quintela | int32_t a20_mask; |
757 | 9df217a3 | bellard | |
758 | 2c0262af | bellard | /* FPU state */
|
759 | 2c0262af | bellard | unsigned int fpstt; /* top of stack index */ |
760 | 67b8f419 | Juan Quintela | uint16_t fpus; |
761 | eb831623 | Juan Quintela | uint16_t fpuc; |
762 | 2c0262af | bellard | uint8_t fptags[8]; /* 0 = valid, 1 = empty */ |
763 | acc68836 | Juan Quintela | FPReg fpregs[8];
|
764 | 42cc8fa6 | Jan Kiszka | /* KVM-only so far */
|
765 | 42cc8fa6 | Jan Kiszka | uint16_t fpop; |
766 | 42cc8fa6 | Jan Kiszka | uint64_t fpip; |
767 | 42cc8fa6 | Jan Kiszka | uint64_t fpdp; |
768 | 2c0262af | bellard | |
769 | 2c0262af | bellard | /* emulator internal variables */
|
770 | 7a0e1f41 | bellard | float_status fp_status; |
771 | c31da136 | Aurelien Jarno | floatx80 ft0; |
772 | 3b46e624 | ths | |
773 | a35f3ec7 | aurel32 | float_status mmx_status; /* for 3DNow! float ops */
|
774 | 7a0e1f41 | bellard | float_status sse_status; |
775 | 664e0f19 | bellard | uint32_t mxcsr; |
776 | 14ce26e7 | bellard | XMMReg xmm_regs[CPU_NB_REGS]; |
777 | 14ce26e7 | bellard | XMMReg xmm_t0; |
778 | 664e0f19 | bellard | MMXReg mmx_t0; |
779 | 14ce26e7 | bellard | |
780 | 2c0262af | bellard | /* sysenter registers */
|
781 | 2c0262af | bellard | uint32_t sysenter_cs; |
782 | 2436b61a | balrog | target_ulong sysenter_esp; |
783 | 2436b61a | balrog | target_ulong sysenter_eip; |
784 | 8d9bfc2b | bellard | uint64_t efer; |
785 | 8d9bfc2b | bellard | uint64_t star; |
786 | 0573fbfc | ths | |
787 | 5cc1d1e6 | bellard | uint64_t vm_hsave; |
788 | 5cc1d1e6 | bellard | uint64_t vm_vmcb; |
789 | 33c263df | bellard | uint64_t tsc_offset; |
790 | 0573fbfc | ths | uint64_t intercept; |
791 | 0573fbfc | ths | uint16_t intercept_cr_read; |
792 | 0573fbfc | ths | uint16_t intercept_cr_write; |
793 | 0573fbfc | ths | uint16_t intercept_dr_read; |
794 | 0573fbfc | ths | uint16_t intercept_dr_write; |
795 | 0573fbfc | ths | uint32_t intercept_exceptions; |
796 | db620f46 | bellard | uint8_t v_tpr; |
797 | 0573fbfc | ths | |
798 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
799 | 14ce26e7 | bellard | target_ulong lstar; |
800 | 14ce26e7 | bellard | target_ulong cstar; |
801 | 14ce26e7 | bellard | target_ulong fmask; |
802 | 14ce26e7 | bellard | target_ulong kernelgsbase; |
803 | 14ce26e7 | bellard | #endif
|
804 | 1a03675d | Glauber Costa | uint64_t system_time_msr; |
805 | 1a03675d | Glauber Costa | uint64_t wall_clock_msr; |
806 | 917367aa | Marcelo Tosatti | uint64_t steal_time_msr; |
807 | f6584ee2 | Gleb Natapov | uint64_t async_pf_en_msr; |
808 | bc9a839d | Michael S. Tsirkin | uint64_t pv_eoi_en_msr; |
809 | 58fe2f10 | bellard | |
810 | 7ba1e619 | aliguori | uint64_t tsc; |
811 | f28558d3 | Will Auld | uint64_t tsc_adjust; |
812 | aa82ba54 | Liu, Jinsong | uint64_t tsc_deadline; |
813 | 7ba1e619 | aliguori | |
814 | 18559232 | Jan Kiszka | uint64_t mcg_status; |
815 | 21e87c46 | Avi Kivity | uint64_t msr_ia32_misc_enable; |
816 | 18559232 | Jan Kiszka | |
817 | 2c0262af | bellard | /* exception/interrupt handling */
|
818 | 2c0262af | bellard | int error_code;
|
819 | 2c0262af | bellard | int exception_is_int;
|
820 | 826461bb | bellard | target_ulong exception_next_eip; |
821 | 14ce26e7 | bellard | target_ulong dr[8]; /* debug registers */ |
822 | 01df040b | aliguori | union {
|
823 | 01df040b | aliguori | CPUBreakpoint *cpu_breakpoint[4];
|
824 | 01df040b | aliguori | CPUWatchpoint *cpu_watchpoint[4];
|
825 | 01df040b | aliguori | }; /* break/watchpoints for dr[0..3] */
|
826 | 3b21e03e | bellard | uint32_t smbase; |
827 | 678dde13 | ths | int old_exception; /* exception in flight */ |
828 | 2c0262af | bellard | |
829 | d8f771d9 | Jan Kiszka | /* KVM states, automatically cleared on reset */
|
830 | d8f771d9 | Jan Kiszka | uint8_t nmi_injected; |
831 | d8f771d9 | Jan Kiszka | uint8_t nmi_pending; |
832 | d8f771d9 | Jan Kiszka | |
833 | a316d335 | bellard | CPU_COMMON |
834 | 2c0262af | bellard | |
835 | ebda377f | Jan Kiszka | uint64_t pat; |
836 | ebda377f | Jan Kiszka | |
837 | 14ce26e7 | bellard | /* processor features (e.g. for CPUID insn) */
|
838 | 8d9bfc2b | bellard | uint32_t cpuid_level; |
839 | 90e4b0c3 | Eduardo Habkost | uint32_t cpuid_xlevel; |
840 | 90e4b0c3 | Eduardo Habkost | uint32_t cpuid_xlevel2; |
841 | 14ce26e7 | bellard | uint32_t cpuid_vendor1; |
842 | 14ce26e7 | bellard | uint32_t cpuid_vendor2; |
843 | 14ce26e7 | bellard | uint32_t cpuid_vendor3; |
844 | 14ce26e7 | bellard | uint32_t cpuid_version; |
845 | 0514ef2f | Eduardo Habkost | FeatureWordArray features; |
846 | 8d9bfc2b | bellard | uint32_t cpuid_model[12];
|
847 | eae7629b | ths | uint32_t cpuid_apic_id; |
848 | 3b46e624 | ths | |
849 | 165d9b82 | aliguori | /* MTRRs */
|
850 | 165d9b82 | aliguori | uint64_t mtrr_fixed[11];
|
851 | 165d9b82 | aliguori | uint64_t mtrr_deftype; |
852 | c1a54d57 | Juan Quintela | MTRRVar mtrr_var[8];
|
853 | 165d9b82 | aliguori | |
854 | 7ba1e619 | aliguori | /* For KVM */
|
855 | f8d926e9 | Jan Kiszka | uint32_t mp_state; |
856 | 31827373 | Jan Kiszka | int32_t exception_injected; |
857 | 0e607a80 | Jan Kiszka | int32_t interrupt_injected; |
858 | a0fb002c | Jan Kiszka | uint8_t soft_interrupt; |
859 | a0fb002c | Jan Kiszka | uint8_t has_error_code; |
860 | a0fb002c | Jan Kiszka | uint32_t sipi_vector; |
861 | b8cc45d6 | Glauber Costa | bool tsc_valid;
|
862 | b862d1fe | Joerg Roedel | int tsc_khz;
|
863 | fabacc0f | Jan Kiszka | void *kvm_xsave_buf;
|
864 | fabacc0f | Jan Kiszka | |
865 | 14ce26e7 | bellard | /* in order to simplify APIC support, we leave this pointer to the
|
866 | 14ce26e7 | bellard | user */
|
867 | 92a16d7a | Blue Swirl | struct DeviceState *apic_state;
|
868 | 79c4f6b0 | Huang Ying | |
869 | ac6c4120 | Andreas Färber | uint64_t mcg_cap; |
870 | ac6c4120 | Andreas Färber | uint64_t mcg_ctl; |
871 | ac6c4120 | Andreas Färber | uint64_t mce_banks[MCE_BANKS_DEF*4];
|
872 | 1b050077 | Andre Przywara | |
873 | 1b050077 | Andre Przywara | uint64_t tsc_aux; |
874 | 5a2d0e57 | Aurelien Jarno | |
875 | 5a2d0e57 | Aurelien Jarno | /* vmstate */
|
876 | 5a2d0e57 | Aurelien Jarno | uint16_t fpus_vmstate; |
877 | 5a2d0e57 | Aurelien Jarno | uint16_t fptag_vmstate; |
878 | 5a2d0e57 | Aurelien Jarno | uint16_t fpregs_format_vmstate; |
879 | f1665b21 | Sheng Yang | |
880 | f1665b21 | Sheng Yang | uint64_t xstate_bv; |
881 | f1665b21 | Sheng Yang | XMMReg ymmh_regs[CPU_NB_REGS]; |
882 | f1665b21 | Sheng Yang | |
883 | f1665b21 | Sheng Yang | uint64_t xcr0; |
884 | d362e757 | Jan Kiszka | |
885 | d362e757 | Jan Kiszka | TPRAccess tpr_access_type; |
886 | 2c0262af | bellard | } CPUX86State; |
887 | 2c0262af | bellard | |
888 | 5fd2087a | Andreas Färber | #include "cpu-qom.h" |
889 | 5fd2087a | Andreas Färber | |
890 | b47ed996 | Andreas Färber | X86CPU *cpu_x86_init(const char *cpu_model); |
891 | 62fc403f | Igor Mammedov | X86CPU *cpu_x86_create(const char *cpu_model, DeviceState *icc_bridge, |
892 | 62fc403f | Igor Mammedov | Error **errp); |
893 | 2c0262af | bellard | int cpu_x86_exec(CPUX86State *s);
|
894 | e916cbf8 | Peter Maydell | void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf);
|
895 | b5ec5ce0 | john cooper | void x86_cpudef_setup(void); |
896 | 317ac620 | Andreas Färber | int cpu_x86_support_mca_broadcast(CPUX86State *env);
|
897 | b5ec5ce0 | john cooper | |
898 | d720b93d | bellard | int cpu_get_pic_interrupt(CPUX86State *s);
|
899 | 2ee73ac3 | bellard | /* MSDOS compatibility mode FPU exception support */
|
900 | 2ee73ac3 | bellard | void cpu_set_ferr(CPUX86State *s);
|
901 | 2c0262af | bellard | |
902 | 2c0262af | bellard | /* this function must always be used to load data in the segment
|
903 | 2c0262af | bellard | cache: it synchronizes the hflags with the segment cache values */
|
904 | 5fafdf24 | ths | static inline void cpu_x86_load_seg_cache(CPUX86State *env, |
905 | 2c0262af | bellard | int seg_reg, unsigned int selector, |
906 | 8988ae89 | bellard | target_ulong base, |
907 | 5fafdf24 | ths | unsigned int limit, |
908 | 2c0262af | bellard | unsigned int flags) |
909 | 2c0262af | bellard | { |
910 | 2c0262af | bellard | SegmentCache *sc; |
911 | 2c0262af | bellard | unsigned int new_hflags; |
912 | 3b46e624 | ths | |
913 | 2c0262af | bellard | sc = &env->segs[seg_reg]; |
914 | 2c0262af | bellard | sc->selector = selector; |
915 | 2c0262af | bellard | sc->base = base; |
916 | 2c0262af | bellard | sc->limit = limit; |
917 | 2c0262af | bellard | sc->flags = flags; |
918 | 2c0262af | bellard | |
919 | 2c0262af | bellard | /* update the hidden flags */
|
920 | 14ce26e7 | bellard | { |
921 | 14ce26e7 | bellard | if (seg_reg == R_CS) {
|
922 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
923 | 14ce26e7 | bellard | if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {
|
924 | 14ce26e7 | bellard | /* long mode */
|
925 | 14ce26e7 | bellard | env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK; |
926 | 14ce26e7 | bellard | env->hflags &= ~(HF_ADDSEG_MASK); |
927 | 5fafdf24 | ths | } else
|
928 | 14ce26e7 | bellard | #endif
|
929 | 14ce26e7 | bellard | { |
930 | 14ce26e7 | bellard | /* legacy / compatibility case */
|
931 | 14ce26e7 | bellard | new_hflags = (env->segs[R_CS].flags & DESC_B_MASK) |
932 | 14ce26e7 | bellard | >> (DESC_B_SHIFT - HF_CS32_SHIFT); |
933 | 14ce26e7 | bellard | env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) | |
934 | 14ce26e7 | bellard | new_hflags; |
935 | 14ce26e7 | bellard | } |
936 | 14ce26e7 | bellard | } |
937 | 14ce26e7 | bellard | new_hflags = (env->segs[R_SS].flags & DESC_B_MASK) |
938 | 14ce26e7 | bellard | >> (DESC_B_SHIFT - HF_SS32_SHIFT); |
939 | 14ce26e7 | bellard | if (env->hflags & HF_CS64_MASK) {
|
940 | 14ce26e7 | bellard | /* zero base assumed for DS, ES and SS in long mode */
|
941 | 5fafdf24 | ths | } else if (!(env->cr[0] & CR0_PE_MASK) || |
942 | 735a8fd3 | bellard | (env->eflags & VM_MASK) || |
943 | 735a8fd3 | bellard | !(env->hflags & HF_CS32_MASK)) { |
944 | 14ce26e7 | bellard | /* XXX: try to avoid this test. The problem comes from the
|
945 | 14ce26e7 | bellard | fact that is real mode or vm86 mode we only modify the
|
946 | 14ce26e7 | bellard | 'base' and 'selector' fields of the segment cache to go
|
947 | 14ce26e7 | bellard | faster. A solution may be to force addseg to one in
|
948 | 14ce26e7 | bellard | translate-i386.c. */
|
949 | 14ce26e7 | bellard | new_hflags |= HF_ADDSEG_MASK; |
950 | 14ce26e7 | bellard | } else {
|
951 | 5fafdf24 | ths | new_hflags |= ((env->segs[R_DS].base | |
952 | 735a8fd3 | bellard | env->segs[R_ES].base | |
953 | 5fafdf24 | ths | env->segs[R_SS].base) != 0) <<
|
954 | 14ce26e7 | bellard | HF_ADDSEG_SHIFT; |
955 | 14ce26e7 | bellard | } |
956 | 5fafdf24 | ths | env->hflags = (env->hflags & |
957 | 14ce26e7 | bellard | ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags; |
958 | 2c0262af | bellard | } |
959 | 2c0262af | bellard | } |
960 | 2c0262af | bellard | |
961 | e9f9d6b1 | Andreas Färber | static inline void cpu_x86_load_seg_cache_sipi(X86CPU *cpu, |
962 | 0e26b7b8 | Blue Swirl | int sipi_vector)
|
963 | 0e26b7b8 | Blue Swirl | { |
964 | 259186a7 | Andreas Färber | CPUState *cs = CPU(cpu); |
965 | e9f9d6b1 | Andreas Färber | CPUX86State *env = &cpu->env; |
966 | e9f9d6b1 | Andreas Färber | |
967 | 0e26b7b8 | Blue Swirl | env->eip = 0;
|
968 | 0e26b7b8 | Blue Swirl | cpu_x86_load_seg_cache(env, R_CS, sipi_vector << 8,
|
969 | 0e26b7b8 | Blue Swirl | sipi_vector << 12,
|
970 | 0e26b7b8 | Blue Swirl | env->segs[R_CS].limit, |
971 | 0e26b7b8 | Blue Swirl | env->segs[R_CS].flags); |
972 | 259186a7 | Andreas Färber | cs->halted = 0;
|
973 | 0e26b7b8 | Blue Swirl | } |
974 | 0e26b7b8 | Blue Swirl | |
975 | 84273177 | Jan Kiszka | int cpu_x86_get_descr_debug(CPUX86State *env, unsigned int selector, |
976 | 84273177 | Jan Kiszka | target_ulong *base, unsigned int *limit, |
977 | 84273177 | Jan Kiszka | unsigned int *flags); |
978 | 84273177 | Jan Kiszka | |
979 | 2c0262af | bellard | /* wrapper, just in case memory mappings must be changed */
|
980 | 2c0262af | bellard | static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl) |
981 | 2c0262af | bellard | { |
982 | 2c0262af | bellard | #if HF_CPL_MASK == 3 |
983 | 2c0262af | bellard | s->hflags = (s->hflags & ~HF_CPL_MASK) | cpl; |
984 | 2c0262af | bellard | #else
|
985 | 2c0262af | bellard | #error HF_CPL_MASK is hardcoded
|
986 | 2c0262af | bellard | #endif
|
987 | 2c0262af | bellard | } |
988 | 2c0262af | bellard | |
989 | d9957a8b | blueswir1 | /* op_helper.c */
|
990 | 1f1af9fd | bellard | /* used for debug or cpu save/restore */
|
991 | c31da136 | Aurelien Jarno | void cpu_get_fp80(uint64_t *pmant, uint16_t *pexp, floatx80 f);
|
992 | c31da136 | Aurelien Jarno | floatx80 cpu_set_fp80(uint64_t mant, uint16_t upper); |
993 | 1f1af9fd | bellard | |
994 | d9957a8b | blueswir1 | /* cpu-exec.c */
|
995 | 2c0262af | bellard | /* the following helpers are only usable in user mode simulation as
|
996 | 2c0262af | bellard | they can trigger unexpected exceptions */
|
997 | 2c0262af | bellard | void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector); |
998 | 6f12a2a6 | bellard | void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32); |
999 | 6f12a2a6 | bellard | void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32); |
1000 | 2c0262af | bellard | |
1001 | 2c0262af | bellard | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
1002 | 2c0262af | bellard | signal handlers to inform the virtual CPU of exceptions. non zero
|
1003 | 2c0262af | bellard | is returned if the signal was handled by the virtual CPU. */
|
1004 | 5fafdf24 | ths | int cpu_x86_signal_handler(int host_signum, void *pinfo, |
1005 | 2c0262af | bellard | void *puc);
|
1006 | d9957a8b | blueswir1 | |
1007 | c6dc6f63 | Andre Przywara | /* cpuid.c */
|
1008 | c6dc6f63 | Andre Przywara | void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
|
1009 | c6dc6f63 | Andre Przywara | uint32_t *eax, uint32_t *ebx, |
1010 | c6dc6f63 | Andre Przywara | uint32_t *ecx, uint32_t *edx); |
1011 | 0e26b7b8 | Blue Swirl | void cpu_clear_apic_feature(CPUX86State *env);
|
1012 | bb44e0d1 | Jan Kiszka | void host_cpuid(uint32_t function, uint32_t count,
|
1013 | bb44e0d1 | Jan Kiszka | uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx); |
1014 | c6dc6f63 | Andre Przywara | |
1015 | d9957a8b | blueswir1 | /* helper.c */
|
1016 | d9957a8b | blueswir1 | int cpu_x86_handle_mmu_fault(CPUX86State *env, target_ulong addr,
|
1017 | 97b348e7 | Blue Swirl | int is_write, int mmu_idx); |
1018 | 0b5c1ce8 | Nathan Froyd | #define cpu_handle_mmu_fault cpu_x86_handle_mmu_fault
|
1019 | cc36a7a2 | Andreas Färber | void x86_cpu_set_a20(X86CPU *cpu, int a20_state); |
1020 | 2c0262af | bellard | |
1021 | 5902564a | liguang | static inline bool hw_local_breakpoint_enabled(unsigned long dr7, int index) |
1022 | d9957a8b | blueswir1 | { |
1023 | 5902564a | liguang | return (dr7 >> (index * 2)) & 1; |
1024 | 5902564a | liguang | } |
1025 | 5902564a | liguang | |
1026 | 5902564a | liguang | static inline bool hw_global_breakpoint_enabled(unsigned long dr7, int index) |
1027 | 5902564a | liguang | { |
1028 | 5902564a | liguang | return (dr7 >> (index * 2)) & 2; |
1029 | 5902564a | liguang | |
1030 | 5902564a | liguang | } |
1031 | 5902564a | liguang | static inline bool hw_breakpoint_enabled(unsigned long dr7, int index) |
1032 | 5902564a | liguang | { |
1033 | 5902564a | liguang | return hw_global_breakpoint_enabled(dr7, index) ||
|
1034 | 5902564a | liguang | hw_local_breakpoint_enabled(dr7, index); |
1035 | d9957a8b | blueswir1 | } |
1036 | 28ab0e2e | bellard | |
1037 | d9957a8b | blueswir1 | static inline int hw_breakpoint_type(unsigned long dr7, int index) |
1038 | d9957a8b | blueswir1 | { |
1039 | d46272c7 | Jan Kiszka | return (dr7 >> (DR7_TYPE_SHIFT + (index * 4))) & 3; |
1040 | d9957a8b | blueswir1 | } |
1041 | d9957a8b | blueswir1 | |
1042 | d9957a8b | blueswir1 | static inline int hw_breakpoint_len(unsigned long dr7, int index) |
1043 | d9957a8b | blueswir1 | { |
1044 | d46272c7 | Jan Kiszka | int len = ((dr7 >> (DR7_LEN_SHIFT + (index * 4))) & 3); |
1045 | d9957a8b | blueswir1 | return (len == 2) ? 8 : len + 1; |
1046 | d9957a8b | blueswir1 | } |
1047 | d9957a8b | blueswir1 | |
1048 | d9957a8b | blueswir1 | void hw_breakpoint_insert(CPUX86State *env, int index); |
1049 | d9957a8b | blueswir1 | void hw_breakpoint_remove(CPUX86State *env, int index); |
1050 | e175bce5 | liguang | bool check_hw_breakpoints(CPUX86State *env, bool force_dr6_update); |
1051 | d65e9815 | Igor Mammedov | void breakpoint_handler(CPUX86State *env);
|
1052 | d9957a8b | blueswir1 | |
1053 | d9957a8b | blueswir1 | /* will be suppressed */
|
1054 | d9957a8b | blueswir1 | void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);
|
1055 | d9957a8b | blueswir1 | void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3);
|
1056 | d9957a8b | blueswir1 | void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4);
|
1057 | d9957a8b | blueswir1 | |
1058 | d9957a8b | blueswir1 | /* hw/pc.c */
|
1059 | d9957a8b | blueswir1 | void cpu_smm_update(CPUX86State *env);
|
1060 | d9957a8b | blueswir1 | uint64_t cpu_get_tsc(CPUX86State *env); |
1061 | 6fd805e1 | aliguori | |
1062 | 2c0262af | bellard | #define TARGET_PAGE_BITS 12 |
1063 | 9467d44c | ths | |
1064 | 52705890 | Richard Henderson | #ifdef TARGET_X86_64
|
1065 | 52705890 | Richard Henderson | #define TARGET_PHYS_ADDR_SPACE_BITS 52 |
1066 | 52705890 | Richard Henderson | /* ??? This is really 48 bits, sign-extended, but the only thing
|
1067 | 52705890 | Richard Henderson | accessible to userland with bit 48 set is the VSYSCALL, and that
|
1068 | 52705890 | Richard Henderson | is handled via other mechanisms. */
|
1069 | 52705890 | Richard Henderson | #define TARGET_VIRT_ADDR_SPACE_BITS 47 |
1070 | 52705890 | Richard Henderson | #else
|
1071 | 52705890 | Richard Henderson | #define TARGET_PHYS_ADDR_SPACE_BITS 36 |
1072 | 52705890 | Richard Henderson | #define TARGET_VIRT_ADDR_SPACE_BITS 32 |
1073 | 52705890 | Richard Henderson | #endif
|
1074 | 52705890 | Richard Henderson | |
1075 | b47ed996 | Andreas Färber | static inline CPUX86State *cpu_init(const char *cpu_model) |
1076 | b47ed996 | Andreas Färber | { |
1077 | b47ed996 | Andreas Färber | X86CPU *cpu = cpu_x86_init(cpu_model); |
1078 | b47ed996 | Andreas Färber | if (cpu == NULL) { |
1079 | b47ed996 | Andreas Färber | return NULL; |
1080 | b47ed996 | Andreas Färber | } |
1081 | b47ed996 | Andreas Färber | return &cpu->env;
|
1082 | b47ed996 | Andreas Färber | } |
1083 | b47ed996 | Andreas Färber | |
1084 | 9467d44c | ths | #define cpu_exec cpu_x86_exec
|
1085 | 9467d44c | ths | #define cpu_gen_code cpu_x86_gen_code
|
1086 | 9467d44c | ths | #define cpu_signal_handler cpu_x86_signal_handler
|
1087 | e916cbf8 | Peter Maydell | #define cpu_list x86_cpu_list
|
1088 | b5ec5ce0 | john cooper | #define cpudef_setup x86_cpudef_setup
|
1089 | 9467d44c | ths | |
1090 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
1091 | 6ebbf390 | j_mayer | #define MMU_MODE0_SUFFIX _kernel
|
1092 | 6ebbf390 | j_mayer | #define MMU_MODE1_SUFFIX _user
|
1093 | a9321a4d | H. Peter Anvin | #define MMU_MODE2_SUFFIX _ksmap /* Kernel with SMAP override */ |
1094 | a9321a4d | H. Peter Anvin | #define MMU_KERNEL_IDX 0 |
1095 | a9321a4d | H. Peter Anvin | #define MMU_USER_IDX 1 |
1096 | a9321a4d | H. Peter Anvin | #define MMU_KSMAP_IDX 2 |
1097 | 317ac620 | Andreas Färber | static inline int cpu_mmu_index (CPUX86State *env) |
1098 | 6ebbf390 | j_mayer | { |
1099 | a9321a4d | H. Peter Anvin | return (env->hflags & HF_CPL_MASK) == 3 ? MMU_USER_IDX : |
1100 | a9321a4d | H. Peter Anvin | ((env->hflags & HF_SMAP_MASK) && (env->eflags & AC_MASK)) |
1101 | a9321a4d | H. Peter Anvin | ? MMU_KSMAP_IDX : MMU_KERNEL_IDX; |
1102 | 6ebbf390 | j_mayer | } |
1103 | 6ebbf390 | j_mayer | |
1104 | 988c3eb0 | Richard Henderson | #define CC_DST (env->cc_dst)
|
1105 | 988c3eb0 | Richard Henderson | #define CC_SRC (env->cc_src)
|
1106 | 988c3eb0 | Richard Henderson | #define CC_SRC2 (env->cc_src2)
|
1107 | 988c3eb0 | Richard Henderson | #define CC_OP (env->cc_op)
|
1108 | f081c76c | Blue Swirl | |
1109 | 5918fffb | Blue Swirl | /* n must be a constant to be efficient */
|
1110 | 5918fffb | Blue Swirl | static inline target_long lshift(target_long x, int n) |
1111 | 5918fffb | Blue Swirl | { |
1112 | 5918fffb | Blue Swirl | if (n >= 0) { |
1113 | 5918fffb | Blue Swirl | return x << n;
|
1114 | 5918fffb | Blue Swirl | } else {
|
1115 | 5918fffb | Blue Swirl | return x >> (-n);
|
1116 | 5918fffb | Blue Swirl | } |
1117 | 5918fffb | Blue Swirl | } |
1118 | 5918fffb | Blue Swirl | |
1119 | f081c76c | Blue Swirl | /* float macros */
|
1120 | f081c76c | Blue Swirl | #define FT0 (env->ft0)
|
1121 | f081c76c | Blue Swirl | #define ST0 (env->fpregs[env->fpstt].d)
|
1122 | f081c76c | Blue Swirl | #define ST(n) (env->fpregs[(env->fpstt + (n)) & 7].d) |
1123 | f081c76c | Blue Swirl | #define ST1 ST(1) |
1124 | f081c76c | Blue Swirl | |
1125 | d9957a8b | blueswir1 | /* translate.c */
|
1126 | 26a5f13b | bellard | void optimize_flags_init(void); |
1127 | 26a5f13b | bellard | |
1128 | 022c62cb | Paolo Bonzini | #include "exec/cpu-all.h" |
1129 | 0573fbfc | ths | #include "svm.h" |
1130 | 0573fbfc | ths | |
1131 | 0e26b7b8 | Blue Swirl | #if !defined(CONFIG_USER_ONLY)
|
1132 | 0d09e41a | Paolo Bonzini | #include "hw/i386/apic.h" |
1133 | 0e26b7b8 | Blue Swirl | #endif
|
1134 | 0e26b7b8 | Blue Swirl | |
1135 | 259186a7 | Andreas Färber | static inline bool cpu_has_work(CPUState *cs) |
1136 | f081c76c | Blue Swirl | { |
1137 | 259186a7 | Andreas Färber | X86CPU *cpu = X86_CPU(cs); |
1138 | 259186a7 | Andreas Färber | CPUX86State *env = &cpu->env; |
1139 | 3993c6bd | Andreas Färber | |
1140 | 259186a7 | Andreas Färber | return ((cs->interrupt_request & (CPU_INTERRUPT_HARD |
|
1141 | 259186a7 | Andreas Färber | CPU_INTERRUPT_POLL)) && |
1142 | f081c76c | Blue Swirl | (env->eflags & IF_MASK)) || |
1143 | 259186a7 | Andreas Färber | (cs->interrupt_request & (CPU_INTERRUPT_NMI | |
1144 | 259186a7 | Andreas Färber | CPU_INTERRUPT_INIT | |
1145 | 259186a7 | Andreas Färber | CPU_INTERRUPT_SIPI | |
1146 | 259186a7 | Andreas Färber | CPU_INTERRUPT_MCE)); |
1147 | f081c76c | Blue Swirl | } |
1148 | f081c76c | Blue Swirl | |
1149 | 022c62cb | Paolo Bonzini | #include "exec/exec-all.h" |
1150 | f081c76c | Blue Swirl | |
1151 | 317ac620 | Andreas Färber | static inline void cpu_get_tb_cpu_state(CPUX86State *env, target_ulong *pc, |
1152 | 6b917547 | aliguori | target_ulong *cs_base, int *flags)
|
1153 | 6b917547 | aliguori | { |
1154 | 6b917547 | aliguori | *cs_base = env->segs[R_CS].base; |
1155 | 6b917547 | aliguori | *pc = *cs_base + env->eip; |
1156 | a2397807 | Jan Kiszka | *flags = env->hflags | |
1157 | a9321a4d | H. Peter Anvin | (env->eflags & (IOPL_MASK | TF_MASK | RF_MASK | VM_MASK | AC_MASK)); |
1158 | 6b917547 | aliguori | } |
1159 | 6b917547 | aliguori | |
1160 | 232fc23b | Andreas Färber | void do_cpu_init(X86CPU *cpu);
|
1161 | 232fc23b | Andreas Färber | void do_cpu_sipi(X86CPU *cpu);
|
1162 | 2fa11da0 | Jan Kiszka | |
1163 | 747461c7 | Jan Kiszka | #define MCE_INJECT_BROADCAST 1 |
1164 | 747461c7 | Jan Kiszka | #define MCE_INJECT_UNCOND_AO 2 |
1165 | 747461c7 | Jan Kiszka | |
1166 | 8c5cf3b6 | Andreas Färber | void cpu_x86_inject_mce(Monitor *mon, X86CPU *cpu, int bank, |
1167 | 316378e4 | Jan Kiszka | uint64_t status, uint64_t mcg_status, uint64_t addr, |
1168 | 747461c7 | Jan Kiszka | uint64_t misc, int flags);
|
1169 | 2fa11da0 | Jan Kiszka | |
1170 | 599b9a5a | Blue Swirl | /* excp_helper.c */
|
1171 | 77b2bc2c | Blue Swirl | void QEMU_NORETURN raise_exception(CPUX86State *env, int exception_index); |
1172 | 77b2bc2c | Blue Swirl | void QEMU_NORETURN raise_exception_err(CPUX86State *env, int exception_index, |
1173 | 77b2bc2c | Blue Swirl | int error_code);
|
1174 | 599b9a5a | Blue Swirl | void QEMU_NORETURN raise_interrupt(CPUX86State *nenv, int intno, int is_int, |
1175 | 599b9a5a | Blue Swirl | int error_code, int next_eip_addend); |
1176 | 599b9a5a | Blue Swirl | |
1177 | 5918fffb | Blue Swirl | /* cc_helper.c */
|
1178 | 5918fffb | Blue Swirl | extern const uint8_t parity_table[256]; |
1179 | 5918fffb | Blue Swirl | uint32_t cpu_cc_compute_all(CPUX86State *env1, int op);
|
1180 | 5918fffb | Blue Swirl | |
1181 | 5918fffb | Blue Swirl | static inline uint32_t cpu_compute_eflags(CPUX86State *env) |
1182 | 5918fffb | Blue Swirl | { |
1183 | 80cf2c81 | liguang | return env->eflags | cpu_cc_compute_all(env, CC_OP) | (env->df & DF_MASK);
|
1184 | 5918fffb | Blue Swirl | } |
1185 | 5918fffb | Blue Swirl | |
1186 | 5918fffb | Blue Swirl | /* NOTE: CC_OP must be modified manually to CC_OP_EFLAGS */
|
1187 | 5918fffb | Blue Swirl | static inline void cpu_load_eflags(CPUX86State *env, int eflags, |
1188 | 5918fffb | Blue Swirl | int update_mask)
|
1189 | 5918fffb | Blue Swirl | { |
1190 | 5918fffb | Blue Swirl | CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C); |
1191 | 80cf2c81 | liguang | env->df = 1 - (2 * ((eflags >> 10) & 1)); |
1192 | 5918fffb | Blue Swirl | env->eflags = (env->eflags & ~update_mask) | |
1193 | 5918fffb | Blue Swirl | (eflags & update_mask) | 0x2;
|
1194 | 5918fffb | Blue Swirl | } |
1195 | 5918fffb | Blue Swirl | |
1196 | 5918fffb | Blue Swirl | /* load efer and update the corresponding hflags. XXX: do consistency
|
1197 | 5918fffb | Blue Swirl | checks with cpuid bits? */
|
1198 | 5918fffb | Blue Swirl | static inline void cpu_load_efer(CPUX86State *env, uint64_t val) |
1199 | 5918fffb | Blue Swirl | { |
1200 | 5918fffb | Blue Swirl | env->efer = val; |
1201 | 5918fffb | Blue Swirl | env->hflags &= ~(HF_LMA_MASK | HF_SVME_MASK); |
1202 | 5918fffb | Blue Swirl | if (env->efer & MSR_EFER_LMA) {
|
1203 | 5918fffb | Blue Swirl | env->hflags |= HF_LMA_MASK; |
1204 | 5918fffb | Blue Swirl | } |
1205 | 5918fffb | Blue Swirl | if (env->efer & MSR_EFER_SVME) {
|
1206 | 5918fffb | Blue Swirl | env->hflags |= HF_SVME_MASK; |
1207 | 5918fffb | Blue Swirl | } |
1208 | 5918fffb | Blue Swirl | } |
1209 | 5918fffb | Blue Swirl | |
1210 | 6bada5e8 | Blue Swirl | /* svm_helper.c */
|
1211 | 6bada5e8 | Blue Swirl | void cpu_svm_check_intercept_param(CPUX86State *env1, uint32_t type,
|
1212 | 6bada5e8 | Blue Swirl | uint64_t param); |
1213 | 6bada5e8 | Blue Swirl | void cpu_vmexit(CPUX86State *nenv, uint32_t exit_code, uint64_t exit_info_1);
|
1214 | 6bada5e8 | Blue Swirl | |
1215 | 97a8ea5a | Andreas Färber | /* seg_helper.c */
|
1216 | 599b9a5a | Blue Swirl | void do_interrupt_x86_hardirq(CPUX86State *env, int intno, int is_hw); |
1217 | e694d4e2 | Blue Swirl | |
1218 | 518e9d7d | Andreas Färber | void do_smm_enter(X86CPU *cpu);
|
1219 | e694d4e2 | Blue Swirl | |
1220 | 317ac620 | Andreas Färber | void cpu_report_tpr_access(CPUX86State *env, TPRAccess access);
|
1221 | d362e757 | Jan Kiszka | |
1222 | 29694758 | Eduardo Habkost | void disable_kvm_pv_eoi(void); |
1223 | dc59944b | Michael S. Tsirkin | |
1224 | 0668af54 | Eduardo Habkost | void x86_cpu_compat_set_features(const char *cpu_model, FeatureWord w, |
1225 | 0668af54 | Eduardo Habkost | uint32_t feat_add, uint32_t feat_remove); |
1226 | 0668af54 | Eduardo Habkost | |
1227 | 0668af54 | Eduardo Habkost | |
1228 | 8b4beddc | Eduardo Habkost | /* Return name of 32-bit register, from a R_* constant */
|
1229 | 8b4beddc | Eduardo Habkost | const char *get_register_name_32(unsigned int reg); |
1230 | 8b4beddc | Eduardo Habkost | |
1231 | cb41bad3 | Eduardo Habkost | uint32_t x86_cpu_apic_id_from_index(unsigned int cpu_index); |
1232 | 8932cfdf | Eduardo Habkost | void enable_compat_apic_id_mode(void); |
1233 | cb41bad3 | Eduardo Habkost | |
1234 | dab86234 | Laszlo Ersek | #define APIC_DEFAULT_ADDRESS 0xfee00000 |
1235 | baaeda08 | Igor Mammedov | #define APIC_SPACE_SIZE 0x100000 |
1236 | dab86234 | Laszlo Ersek | |
1237 | 2c0262af | bellard | #endif /* CPU_I386_H */ |