root / hw / realview.c @ c171148c
History | View | Annotate | Download (5.8 kB)
1 |
/*
|
---|---|
2 |
* ARM RealView Baseboard System emulation.
|
3 |
*
|
4 |
* Copyright (c) 2006-2007 CodeSourcery.
|
5 |
* Written by Paul Brook
|
6 |
*
|
7 |
* This code is licenced under the GPL.
|
8 |
*/
|
9 |
|
10 |
#include "hw.h" |
11 |
#include "arm-misc.h" |
12 |
#include "primecell.h" |
13 |
#include "devices.h" |
14 |
#include "pci.h" |
15 |
#include "net.h" |
16 |
#include "sysemu.h" |
17 |
#include "boards.h" |
18 |
|
19 |
/* Board init. */
|
20 |
|
21 |
static void realview_init(int ram_size, int vga_ram_size, |
22 |
const char *boot_device, DisplayState *ds, |
23 |
const char *kernel_filename, const char *kernel_cmdline, |
24 |
const char *initrd_filename, const char *cpu_model) |
25 |
{ |
26 |
CPUState *env; |
27 |
qemu_irq *pic; |
28 |
void *scsi_hba;
|
29 |
PCIBus *pci_bus; |
30 |
NICInfo *nd; |
31 |
int n;
|
32 |
int done_smc = 0; |
33 |
qemu_irq cpu_irq[4];
|
34 |
int ncpu;
|
35 |
int index;
|
36 |
|
37 |
if (!cpu_model)
|
38 |
cpu_model = "arm926";
|
39 |
/* FIXME: obey smp_cpus. */
|
40 |
if (strcmp(cpu_model, "arm11mpcore") == 0) { |
41 |
ncpu = 4;
|
42 |
} else {
|
43 |
ncpu = 1;
|
44 |
} |
45 |
|
46 |
for (n = 0; n < ncpu; n++) { |
47 |
env = cpu_init(cpu_model); |
48 |
if (!env) {
|
49 |
fprintf(stderr, "Unable to find CPU definition\n");
|
50 |
exit(1);
|
51 |
} |
52 |
pic = arm_pic_init_cpu(env); |
53 |
cpu_irq[n] = pic[ARM_PIC_CPU_IRQ]; |
54 |
if (n > 0) { |
55 |
/* Set entry point for secondary CPUs. This assumes we're using
|
56 |
the init code from arm_boot.c. Real hardware resets all CPUs
|
57 |
the same. */
|
58 |
env->regs[15] = 0x80000000; |
59 |
} |
60 |
} |
61 |
|
62 |
/* ??? RAM shoud repeat to fill physical memory space. */
|
63 |
/* SDRAM at address zero. */
|
64 |
cpu_register_physical_memory(0, ram_size, IO_MEM_RAM);
|
65 |
|
66 |
arm_sysctl_init(0x10000000, 0xc1400400); |
67 |
|
68 |
if (ncpu == 1) { |
69 |
/* ??? The documentation says GIC1 is nFIQ and either GIC2 or GIC3
|
70 |
is nIRQ (there are inconsistencies). However Linux 2.6.17 expects
|
71 |
GIC1 to be nIRQ and ignores all the others, so do that for now. */
|
72 |
pic = realview_gic_init(0x10040000, cpu_irq[0]); |
73 |
} else {
|
74 |
pic = mpcore_irq_init(cpu_irq); |
75 |
} |
76 |
|
77 |
pl050_init(0x10006000, pic[20], 0); |
78 |
pl050_init(0x10007000, pic[21], 1); |
79 |
|
80 |
pl011_init(0x10009000, pic[12], serial_hds[0], PL011_ARM); |
81 |
pl011_init(0x1000a000, pic[13], serial_hds[1], PL011_ARM); |
82 |
pl011_init(0x1000b000, pic[14], serial_hds[2], PL011_ARM); |
83 |
pl011_init(0x1000c000, pic[15], serial_hds[3], PL011_ARM); |
84 |
|
85 |
/* DMA controller is optional, apparently. */
|
86 |
pl080_init(0x10030000, pic[24], 2); |
87 |
|
88 |
sp804_init(0x10011000, pic[4]); |
89 |
sp804_init(0x10012000, pic[5]); |
90 |
|
91 |
pl110_init(ds, 0x10020000, pic[23], 1); |
92 |
|
93 |
index = drive_get_index(IF_SD, 0, 0); |
94 |
if (index == -1) { |
95 |
fprintf(stderr, "qemu: missing SecureDigital card\n");
|
96 |
exit(1);
|
97 |
} |
98 |
pl181_init(0x10005000, drives_table[index].bdrv, pic[17], pic[18]); |
99 |
|
100 |
pl031_init(0x10017000, pic[10]); |
101 |
|
102 |
pci_bus = pci_vpb_init(pic, 48, 1); |
103 |
if (usb_enabled) {
|
104 |
usb_ohci_init_pci(pci_bus, 3, -1); |
105 |
} |
106 |
if (drive_get_max_bus(IF_SCSI) > 0) { |
107 |
fprintf(stderr, "qemu: too many SCSI bus\n");
|
108 |
exit(1);
|
109 |
} |
110 |
scsi_hba = lsi_scsi_init(pci_bus, -1);
|
111 |
for (n = 0; n < LSI_MAX_DEVS; n++) { |
112 |
index = drive_get_index(IF_SCSI, 0, n);
|
113 |
if (index == -1) |
114 |
continue;
|
115 |
lsi_scsi_attach(scsi_hba, drives_table[index].bdrv, n); |
116 |
} |
117 |
for(n = 0; n < nb_nics; n++) { |
118 |
nd = &nd_table[n]; |
119 |
if (!nd->model)
|
120 |
nd->model = done_smc ? "rtl8139" : "smc91c111"; |
121 |
if (strcmp(nd->model, "smc91c111") == 0) { |
122 |
smc91c111_init(nd, 0x4e000000, pic[28]); |
123 |
} else {
|
124 |
pci_nic_init(pci_bus, nd, -1);
|
125 |
} |
126 |
} |
127 |
|
128 |
/* Memory map for RealView Emulation Baseboard: */
|
129 |
/* 0x10000000 System registers. */
|
130 |
/* 0x10001000 System controller. */
|
131 |
/* 0x10002000 Two-Wire Serial Bus. */
|
132 |
/* 0x10003000 Reserved. */
|
133 |
/* 0x10004000 AACI. */
|
134 |
/* 0x10005000 MCI. */
|
135 |
/* 0x10006000 KMI0. */
|
136 |
/* 0x10007000 KMI1. */
|
137 |
/* 0x10008000 Character LCD. */
|
138 |
/* 0x10009000 UART0. */
|
139 |
/* 0x1000a000 UART1. */
|
140 |
/* 0x1000b000 UART2. */
|
141 |
/* 0x1000c000 UART3. */
|
142 |
/* 0x1000d000 SSPI. */
|
143 |
/* 0x1000e000 SCI. */
|
144 |
/* 0x1000f000 Reserved. */
|
145 |
/* 0x10010000 Watchdog. */
|
146 |
/* 0x10011000 Timer 0+1. */
|
147 |
/* 0x10012000 Timer 2+3. */
|
148 |
/* 0x10013000 GPIO 0. */
|
149 |
/* 0x10014000 GPIO 1. */
|
150 |
/* 0x10015000 GPIO 2. */
|
151 |
/* 0x10016000 Reserved. */
|
152 |
/* 0x10017000 RTC. */
|
153 |
/* 0x10018000 DMC. */
|
154 |
/* 0x10019000 PCI controller config. */
|
155 |
/* 0x10020000 CLCD. */
|
156 |
/* 0x10030000 DMA Controller. */
|
157 |
/* 0x10040000 GIC1. */
|
158 |
/* 0x10050000 GIC2. */
|
159 |
/* 0x10060000 GIC3. */
|
160 |
/* 0x10070000 GIC4. */
|
161 |
/* 0x10080000 SMC. */
|
162 |
/* 0x40000000 NOR flash. */
|
163 |
/* 0x44000000 DoC flash. */
|
164 |
/* 0x48000000 SRAM. */
|
165 |
/* 0x4c000000 Configuration flash. */
|
166 |
/* 0x4e000000 Ethernet. */
|
167 |
/* 0x4f000000 USB. */
|
168 |
/* 0x50000000 PISMO. */
|
169 |
/* 0x54000000 PISMO. */
|
170 |
/* 0x58000000 PISMO. */
|
171 |
/* 0x5c000000 PISMO. */
|
172 |
/* 0x60000000 PCI. */
|
173 |
/* 0x61000000 PCI Self Config. */
|
174 |
/* 0x62000000 PCI Config. */
|
175 |
/* 0x63000000 PCI IO. */
|
176 |
/* 0x64000000 PCI mem 0. */
|
177 |
/* 0x68000000 PCI mem 1. */
|
178 |
/* 0x6c000000 PCI mem 2. */
|
179 |
|
180 |
arm_load_kernel(first_cpu, ram_size, kernel_filename, kernel_cmdline, |
181 |
initrd_filename, 0x33b, 0x0); |
182 |
|
183 |
/* ??? Hack to map an additional page of ram for the secondary CPU
|
184 |
startup code. I guess this works on real hardware because the
|
185 |
BootROM happens to be in ROM/flash or in memory that isn't clobbered
|
186 |
until after Linux boots the secondary CPUs. */
|
187 |
cpu_register_physical_memory(0x80000000, 0x1000, IO_MEM_RAM + ram_size); |
188 |
} |
189 |
|
190 |
QEMUMachine realview_machine = { |
191 |
"realview",
|
192 |
"ARM RealView Emulation Baseboard (ARM926EJ-S)",
|
193 |
realview_init |
194 |
}; |