root / hw / msix.c @ c1ded3dc
History | View | Annotate | Download (12 kB)
1 | 02eb84d0 | Michael S. Tsirkin | /*
|
---|---|---|---|
2 | 02eb84d0 | Michael S. Tsirkin | * MSI-X device support
|
3 | 02eb84d0 | Michael S. Tsirkin | *
|
4 | 02eb84d0 | Michael S. Tsirkin | * This module includes support for MSI-X in pci devices.
|
5 | 02eb84d0 | Michael S. Tsirkin | *
|
6 | 02eb84d0 | Michael S. Tsirkin | * Author: Michael S. Tsirkin <mst@redhat.com>
|
7 | 02eb84d0 | Michael S. Tsirkin | *
|
8 | 02eb84d0 | Michael S. Tsirkin | * Copyright (c) 2009, Red Hat Inc, Michael S. Tsirkin (mst@redhat.com)
|
9 | 02eb84d0 | Michael S. Tsirkin | *
|
10 | 02eb84d0 | Michael S. Tsirkin | * This work is licensed under the terms of the GNU GPL, version 2. See
|
11 | 02eb84d0 | Michael S. Tsirkin | * the COPYING file in the top-level directory.
|
12 | 02eb84d0 | Michael S. Tsirkin | */
|
13 | 02eb84d0 | Michael S. Tsirkin | |
14 | 02eb84d0 | Michael S. Tsirkin | #include "hw.h" |
15 | 02eb84d0 | Michael S. Tsirkin | #include "msix.h" |
16 | 02eb84d0 | Michael S. Tsirkin | #include "pci.h" |
17 | bf1b0071 | Blue Swirl | #include "range.h" |
18 | 02eb84d0 | Michael S. Tsirkin | |
19 | 02eb84d0 | Michael S. Tsirkin | /* MSI-X capability structure */
|
20 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_TABLE_OFFSET 4 |
21 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_PBA_OFFSET 8 |
22 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_CAP_LENGTH 12 |
23 | 02eb84d0 | Michael S. Tsirkin | |
24 | 2760952b | Michael S. Tsirkin | /* MSI enable bit and maskall bit are in byte 1 in FLAGS register */
|
25 | 2760952b | Michael S. Tsirkin | #define MSIX_CONTROL_OFFSET (PCI_MSIX_FLAGS + 1) |
26 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_ENABLE_MASK (PCI_MSIX_FLAGS_ENABLE >> 8) |
27 | 5b5cb086 | Michael S. Tsirkin | #define MSIX_MASKALL_MASK (PCI_MSIX_FLAGS_MASKALL >> 8) |
28 | 02eb84d0 | Michael S. Tsirkin | |
29 | 02eb84d0 | Michael S. Tsirkin | /* MSI-X table format */
|
30 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_MSG_ADDR 0 |
31 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_MSG_UPPER_ADDR 4 |
32 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_MSG_DATA 8 |
33 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_VECTOR_CTRL 12 |
34 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_ENTRY_SIZE 16 |
35 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_VECTOR_MASK 0x1 |
36 | 5a1fc5e8 | Michael S. Tsirkin | |
37 | 5a1fc5e8 | Michael S. Tsirkin | /* How much space does an MSIX table need. */
|
38 | 5a1fc5e8 | Michael S. Tsirkin | /* The spec requires giving the table structure
|
39 | 5a1fc5e8 | Michael S. Tsirkin | * a 4K aligned region all by itself. */
|
40 | 5a1fc5e8 | Michael S. Tsirkin | #define MSIX_PAGE_SIZE 0x1000 |
41 | 5a1fc5e8 | Michael S. Tsirkin | /* Reserve second half of the page for pending bits */
|
42 | 5a1fc5e8 | Michael S. Tsirkin | #define MSIX_PAGE_PENDING (MSIX_PAGE_SIZE / 2) |
43 | 02eb84d0 | Michael S. Tsirkin | #define MSIX_MAX_ENTRIES 32 |
44 | 02eb84d0 | Michael S. Tsirkin | |
45 | 02eb84d0 | Michael S. Tsirkin | |
46 | 02eb84d0 | Michael S. Tsirkin | /* Flag for interrupt controller to declare MSI-X support */
|
47 | 02eb84d0 | Michael S. Tsirkin | int msix_supported;
|
48 | 02eb84d0 | Michael S. Tsirkin | |
49 | 02eb84d0 | Michael S. Tsirkin | /* Add MSI-X capability to the config space for the device. */
|
50 | 02eb84d0 | Michael S. Tsirkin | /* Given a bar and its size, add MSI-X table on top of it
|
51 | 02eb84d0 | Michael S. Tsirkin | * and fill MSI-X capability in the config space.
|
52 | 02eb84d0 | Michael S. Tsirkin | * Original bar size must be a power of 2 or 0.
|
53 | 02eb84d0 | Michael S. Tsirkin | * New bar size is returned. */
|
54 | 02eb84d0 | Michael S. Tsirkin | static int msix_add_config(struct PCIDevice *pdev, unsigned short nentries, |
55 | 02eb84d0 | Michael S. Tsirkin | unsigned bar_nr, unsigned bar_size) |
56 | 02eb84d0 | Michael S. Tsirkin | { |
57 | 02eb84d0 | Michael S. Tsirkin | int config_offset;
|
58 | 02eb84d0 | Michael S. Tsirkin | uint8_t *config; |
59 | 02eb84d0 | Michael S. Tsirkin | uint32_t new_size; |
60 | 02eb84d0 | Michael S. Tsirkin | |
61 | 02eb84d0 | Michael S. Tsirkin | if (nentries < 1 || nentries > PCI_MSIX_FLAGS_QSIZE + 1) |
62 | 02eb84d0 | Michael S. Tsirkin | return -EINVAL;
|
63 | 02eb84d0 | Michael S. Tsirkin | if (bar_size > 0x80000000) |
64 | 02eb84d0 | Michael S. Tsirkin | return -ENOSPC;
|
65 | 02eb84d0 | Michael S. Tsirkin | |
66 | 02eb84d0 | Michael S. Tsirkin | /* Add space for MSI-X structures */
|
67 | 5e520a7d | Blue Swirl | if (!bar_size) {
|
68 | 5a1fc5e8 | Michael S. Tsirkin | new_size = MSIX_PAGE_SIZE; |
69 | 5a1fc5e8 | Michael S. Tsirkin | } else if (bar_size < MSIX_PAGE_SIZE) { |
70 | 5a1fc5e8 | Michael S. Tsirkin | bar_size = MSIX_PAGE_SIZE; |
71 | 5a1fc5e8 | Michael S. Tsirkin | new_size = MSIX_PAGE_SIZE * 2;
|
72 | 5a1fc5e8 | Michael S. Tsirkin | } else {
|
73 | 02eb84d0 | Michael S. Tsirkin | new_size = bar_size * 2;
|
74 | 5a1fc5e8 | Michael S. Tsirkin | } |
75 | 02eb84d0 | Michael S. Tsirkin | |
76 | 02eb84d0 | Michael S. Tsirkin | pdev->msix_bar_size = new_size; |
77 | ca77089d | Isaku Yamahata | config_offset = pci_add_capability(pdev, PCI_CAP_ID_MSIX, |
78 | ca77089d | Isaku Yamahata | 0, MSIX_CAP_LENGTH);
|
79 | 02eb84d0 | Michael S. Tsirkin | if (config_offset < 0) |
80 | 02eb84d0 | Michael S. Tsirkin | return config_offset;
|
81 | 02eb84d0 | Michael S. Tsirkin | config = pdev->config + config_offset; |
82 | 02eb84d0 | Michael S. Tsirkin | |
83 | 02eb84d0 | Michael S. Tsirkin | pci_set_word(config + PCI_MSIX_FLAGS, nentries - 1);
|
84 | 02eb84d0 | Michael S. Tsirkin | /* Table on top of BAR */
|
85 | 02eb84d0 | Michael S. Tsirkin | pci_set_long(config + MSIX_TABLE_OFFSET, bar_size | bar_nr); |
86 | 02eb84d0 | Michael S. Tsirkin | /* Pending bits on top of that */
|
87 | 5a1fc5e8 | Michael S. Tsirkin | pci_set_long(config + MSIX_PBA_OFFSET, (bar_size + MSIX_PAGE_PENDING) | |
88 | 5a1fc5e8 | Michael S. Tsirkin | bar_nr); |
89 | 02eb84d0 | Michael S. Tsirkin | pdev->msix_cap = config_offset; |
90 | 02eb84d0 | Michael S. Tsirkin | /* Make flags bit writeable. */
|
91 | 5b5cb086 | Michael S. Tsirkin | pdev->wmask[config_offset + MSIX_CONTROL_OFFSET] |= MSIX_ENABLE_MASK | |
92 | 5b5cb086 | Michael S. Tsirkin | MSIX_MASKALL_MASK; |
93 | 02eb84d0 | Michael S. Tsirkin | return 0; |
94 | 02eb84d0 | Michael S. Tsirkin | } |
95 | 02eb84d0 | Michael S. Tsirkin | |
96 | c227f099 | Anthony Liguori | static uint32_t msix_mmio_readl(void *opaque, target_phys_addr_t addr) |
97 | 02eb84d0 | Michael S. Tsirkin | { |
98 | 02eb84d0 | Michael S. Tsirkin | PCIDevice *dev = opaque; |
99 | 76f5159d | Michael S. Tsirkin | unsigned int offset = addr & (MSIX_PAGE_SIZE - 1) & ~0x3; |
100 | 02eb84d0 | Michael S. Tsirkin | void *page = dev->msix_table_page;
|
101 | 02eb84d0 | Michael S. Tsirkin | |
102 | 76f5159d | Michael S. Tsirkin | return pci_get_long(page + offset);
|
103 | 02eb84d0 | Michael S. Tsirkin | } |
104 | 02eb84d0 | Michael S. Tsirkin | |
105 | c227f099 | Anthony Liguori | static uint32_t msix_mmio_read_unallowed(void *opaque, target_phys_addr_t addr) |
106 | 02eb84d0 | Michael S. Tsirkin | { |
107 | 02eb84d0 | Michael S. Tsirkin | fprintf(stderr, "MSI-X: only dword read is allowed!\n");
|
108 | 02eb84d0 | Michael S. Tsirkin | return 0; |
109 | 02eb84d0 | Michael S. Tsirkin | } |
110 | 02eb84d0 | Michael S. Tsirkin | |
111 | 02eb84d0 | Michael S. Tsirkin | static uint8_t msix_pending_mask(int vector) |
112 | 02eb84d0 | Michael S. Tsirkin | { |
113 | 02eb84d0 | Michael S. Tsirkin | return 1 << (vector % 8); |
114 | 02eb84d0 | Michael S. Tsirkin | } |
115 | 02eb84d0 | Michael S. Tsirkin | |
116 | 02eb84d0 | Michael S. Tsirkin | static uint8_t *msix_pending_byte(PCIDevice *dev, int vector) |
117 | 02eb84d0 | Michael S. Tsirkin | { |
118 | 5a1fc5e8 | Michael S. Tsirkin | return dev->msix_table_page + MSIX_PAGE_PENDING + vector / 8; |
119 | 02eb84d0 | Michael S. Tsirkin | } |
120 | 02eb84d0 | Michael S. Tsirkin | |
121 | 02eb84d0 | Michael S. Tsirkin | static int msix_is_pending(PCIDevice *dev, int vector) |
122 | 02eb84d0 | Michael S. Tsirkin | { |
123 | 02eb84d0 | Michael S. Tsirkin | return *msix_pending_byte(dev, vector) & msix_pending_mask(vector);
|
124 | 02eb84d0 | Michael S. Tsirkin | } |
125 | 02eb84d0 | Michael S. Tsirkin | |
126 | 02eb84d0 | Michael S. Tsirkin | static void msix_set_pending(PCIDevice *dev, int vector) |
127 | 02eb84d0 | Michael S. Tsirkin | { |
128 | 02eb84d0 | Michael S. Tsirkin | *msix_pending_byte(dev, vector) |= msix_pending_mask(vector); |
129 | 02eb84d0 | Michael S. Tsirkin | } |
130 | 02eb84d0 | Michael S. Tsirkin | |
131 | 02eb84d0 | Michael S. Tsirkin | static void msix_clr_pending(PCIDevice *dev, int vector) |
132 | 02eb84d0 | Michael S. Tsirkin | { |
133 | 02eb84d0 | Michael S. Tsirkin | *msix_pending_byte(dev, vector) &= ~msix_pending_mask(vector); |
134 | 02eb84d0 | Michael S. Tsirkin | } |
135 | 02eb84d0 | Michael S. Tsirkin | |
136 | 5b5cb086 | Michael S. Tsirkin | static int msix_function_masked(PCIDevice *dev) |
137 | 5b5cb086 | Michael S. Tsirkin | { |
138 | 5b5cb086 | Michael S. Tsirkin | return dev->config[dev->msix_cap + MSIX_CONTROL_OFFSET] & MSIX_MASKALL_MASK;
|
139 | 5b5cb086 | Michael S. Tsirkin | } |
140 | 5b5cb086 | Michael S. Tsirkin | |
141 | 02eb84d0 | Michael S. Tsirkin | static int msix_is_masked(PCIDevice *dev, int vector) |
142 | 02eb84d0 | Michael S. Tsirkin | { |
143 | 02eb84d0 | Michael S. Tsirkin | unsigned offset = vector * MSIX_ENTRY_SIZE + MSIX_VECTOR_CTRL;
|
144 | 5b5cb086 | Michael S. Tsirkin | return msix_function_masked(dev) ||
|
145 | 5b5cb086 | Michael S. Tsirkin | dev->msix_table_page[offset] & MSIX_VECTOR_MASK; |
146 | 5b5cb086 | Michael S. Tsirkin | } |
147 | 5b5cb086 | Michael S. Tsirkin | |
148 | 5b5cb086 | Michael S. Tsirkin | static void msix_handle_mask_update(PCIDevice *dev, int vector) |
149 | 5b5cb086 | Michael S. Tsirkin | { |
150 | 5b5cb086 | Michael S. Tsirkin | if (!msix_is_masked(dev, vector) && msix_is_pending(dev, vector)) {
|
151 | 5b5cb086 | Michael S. Tsirkin | msix_clr_pending(dev, vector); |
152 | 5b5cb086 | Michael S. Tsirkin | msix_notify(dev, vector); |
153 | 5b5cb086 | Michael S. Tsirkin | } |
154 | 5b5cb086 | Michael S. Tsirkin | } |
155 | 5b5cb086 | Michael S. Tsirkin | |
156 | 5b5cb086 | Michael S. Tsirkin | /* Handle MSI-X capability config write. */
|
157 | 5b5cb086 | Michael S. Tsirkin | void msix_write_config(PCIDevice *dev, uint32_t addr,
|
158 | 5b5cb086 | Michael S. Tsirkin | uint32_t val, int len)
|
159 | 5b5cb086 | Michael S. Tsirkin | { |
160 | 5b5cb086 | Michael S. Tsirkin | unsigned enable_pos = dev->msix_cap + MSIX_CONTROL_OFFSET;
|
161 | 5b5cb086 | Michael S. Tsirkin | int vector;
|
162 | 57c6db2e | Isaku Yamahata | int i;
|
163 | 5b5cb086 | Michael S. Tsirkin | |
164 | 98a3cb02 | Isaku Yamahata | if (!range_covers_byte(addr, len, enable_pos)) {
|
165 | 5b5cb086 | Michael S. Tsirkin | return;
|
166 | 5b5cb086 | Michael S. Tsirkin | } |
167 | 5b5cb086 | Michael S. Tsirkin | |
168 | 5b5cb086 | Michael S. Tsirkin | if (!msix_enabled(dev)) {
|
169 | 5b5cb086 | Michael S. Tsirkin | return;
|
170 | 5b5cb086 | Michael S. Tsirkin | } |
171 | 5b5cb086 | Michael S. Tsirkin | |
172 | 57c6db2e | Isaku Yamahata | for (i = 0; i < PCI_NUM_PINS; ++i) { |
173 | 57c6db2e | Isaku Yamahata | qemu_set_irq(dev->irq[i], 0);
|
174 | 57c6db2e | Isaku Yamahata | } |
175 | 5b5cb086 | Michael S. Tsirkin | |
176 | 5b5cb086 | Michael S. Tsirkin | if (msix_function_masked(dev)) {
|
177 | 5b5cb086 | Michael S. Tsirkin | return;
|
178 | 5b5cb086 | Michael S. Tsirkin | } |
179 | 5b5cb086 | Michael S. Tsirkin | |
180 | 5b5cb086 | Michael S. Tsirkin | for (vector = 0; vector < dev->msix_entries_nr; ++vector) { |
181 | 5b5cb086 | Michael S. Tsirkin | msix_handle_mask_update(dev, vector); |
182 | 5b5cb086 | Michael S. Tsirkin | } |
183 | 02eb84d0 | Michael S. Tsirkin | } |
184 | 02eb84d0 | Michael S. Tsirkin | |
185 | c227f099 | Anthony Liguori | static void msix_mmio_writel(void *opaque, target_phys_addr_t addr, |
186 | 02eb84d0 | Michael S. Tsirkin | uint32_t val) |
187 | 02eb84d0 | Michael S. Tsirkin | { |
188 | 02eb84d0 | Michael S. Tsirkin | PCIDevice *dev = opaque; |
189 | 76f5159d | Michael S. Tsirkin | unsigned int offset = addr & (MSIX_PAGE_SIZE - 1) & ~0x3; |
190 | 02eb84d0 | Michael S. Tsirkin | int vector = offset / MSIX_ENTRY_SIZE;
|
191 | 76f5159d | Michael S. Tsirkin | pci_set_long(dev->msix_table_page + offset, val); |
192 | 5b5cb086 | Michael S. Tsirkin | msix_handle_mask_update(dev, vector); |
193 | 02eb84d0 | Michael S. Tsirkin | } |
194 | 02eb84d0 | Michael S. Tsirkin | |
195 | c227f099 | Anthony Liguori | static void msix_mmio_write_unallowed(void *opaque, target_phys_addr_t addr, |
196 | 02eb84d0 | Michael S. Tsirkin | uint32_t val) |
197 | 02eb84d0 | Michael S. Tsirkin | { |
198 | 02eb84d0 | Michael S. Tsirkin | fprintf(stderr, "MSI-X: only dword write is allowed!\n");
|
199 | 02eb84d0 | Michael S. Tsirkin | } |
200 | 02eb84d0 | Michael S. Tsirkin | |
201 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const msix_mmio_write[] = { |
202 | 02eb84d0 | Michael S. Tsirkin | msix_mmio_write_unallowed, msix_mmio_write_unallowed, msix_mmio_writel |
203 | 02eb84d0 | Michael S. Tsirkin | }; |
204 | 02eb84d0 | Michael S. Tsirkin | |
205 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const msix_mmio_read[] = { |
206 | 02eb84d0 | Michael S. Tsirkin | msix_mmio_read_unallowed, msix_mmio_read_unallowed, msix_mmio_readl |
207 | 02eb84d0 | Michael S. Tsirkin | }; |
208 | 02eb84d0 | Michael S. Tsirkin | |
209 | 02eb84d0 | Michael S. Tsirkin | /* Should be called from device's map method. */
|
210 | 02eb84d0 | Michael S. Tsirkin | void msix_mmio_map(PCIDevice *d, int region_num, |
211 | 6e355d90 | Isaku Yamahata | pcibus_t addr, pcibus_t size, int type)
|
212 | 02eb84d0 | Michael S. Tsirkin | { |
213 | 02eb84d0 | Michael S. Tsirkin | uint8_t *config = d->config + d->msix_cap; |
214 | 02eb84d0 | Michael S. Tsirkin | uint32_t table = pci_get_long(config + MSIX_TABLE_OFFSET); |
215 | 5a1fc5e8 | Michael S. Tsirkin | uint32_t offset = table & ~(MSIX_PAGE_SIZE - 1);
|
216 | 02eb84d0 | Michael S. Tsirkin | /* TODO: for assigned devices, we'll want to make it possible to map
|
217 | 02eb84d0 | Michael S. Tsirkin | * pending bits separately in case they are in a separate bar. */
|
218 | 02eb84d0 | Michael S. Tsirkin | int table_bir = table & PCI_MSIX_FLAGS_BIRMASK;
|
219 | 02eb84d0 | Michael S. Tsirkin | |
220 | 02eb84d0 | Michael S. Tsirkin | if (table_bir != region_num)
|
221 | 02eb84d0 | Michael S. Tsirkin | return;
|
222 | 02eb84d0 | Michael S. Tsirkin | if (size <= offset)
|
223 | 02eb84d0 | Michael S. Tsirkin | return;
|
224 | 02eb84d0 | Michael S. Tsirkin | cpu_register_physical_memory(addr + offset, size - offset, |
225 | 02eb84d0 | Michael S. Tsirkin | d->msix_mmio_index); |
226 | 02eb84d0 | Michael S. Tsirkin | } |
227 | 02eb84d0 | Michael S. Tsirkin | |
228 | ae1be0bb | Michael S. Tsirkin | static void msix_mask_all(struct PCIDevice *dev, unsigned nentries) |
229 | ae1be0bb | Michael S. Tsirkin | { |
230 | ae1be0bb | Michael S. Tsirkin | int vector;
|
231 | ae1be0bb | Michael S. Tsirkin | for (vector = 0; vector < nentries; ++vector) { |
232 | ae1be0bb | Michael S. Tsirkin | unsigned offset = vector * MSIX_ENTRY_SIZE + MSIX_VECTOR_CTRL;
|
233 | ae1be0bb | Michael S. Tsirkin | dev->msix_table_page[offset] |= MSIX_VECTOR_MASK; |
234 | ae1be0bb | Michael S. Tsirkin | } |
235 | ae1be0bb | Michael S. Tsirkin | } |
236 | ae1be0bb | Michael S. Tsirkin | |
237 | 02eb84d0 | Michael S. Tsirkin | /* Initialize the MSI-X structures. Note: if MSI-X is supported, BAR size is
|
238 | 02eb84d0 | Michael S. Tsirkin | * modified, it should be retrieved with msix_bar_size. */
|
239 | 02eb84d0 | Michael S. Tsirkin | int msix_init(struct PCIDevice *dev, unsigned short nentries, |
240 | 5a1fc5e8 | Michael S. Tsirkin | unsigned bar_nr, unsigned bar_size) |
241 | 02eb84d0 | Michael S. Tsirkin | { |
242 | 02eb84d0 | Michael S. Tsirkin | int ret;
|
243 | 02eb84d0 | Michael S. Tsirkin | /* Nothing to do if MSI is not supported by interrupt controller */
|
244 | 02eb84d0 | Michael S. Tsirkin | if (!msix_supported)
|
245 | 02eb84d0 | Michael S. Tsirkin | return -ENOTSUP;
|
246 | 02eb84d0 | Michael S. Tsirkin | |
247 | 02eb84d0 | Michael S. Tsirkin | if (nentries > MSIX_MAX_ENTRIES)
|
248 | 02eb84d0 | Michael S. Tsirkin | return -EINVAL;
|
249 | 02eb84d0 | Michael S. Tsirkin | |
250 | 02eb84d0 | Michael S. Tsirkin | dev->msix_entry_used = qemu_mallocz(MSIX_MAX_ENTRIES * |
251 | 02eb84d0 | Michael S. Tsirkin | sizeof *dev->msix_entry_used);
|
252 | 02eb84d0 | Michael S. Tsirkin | |
253 | 5a1fc5e8 | Michael S. Tsirkin | dev->msix_table_page = qemu_mallocz(MSIX_PAGE_SIZE); |
254 | ae1be0bb | Michael S. Tsirkin | msix_mask_all(dev, nentries); |
255 | 02eb84d0 | Michael S. Tsirkin | |
256 | 02eb84d0 | Michael S. Tsirkin | dev->msix_mmio_index = cpu_register_io_memory(msix_mmio_read, |
257 | 02eb84d0 | Michael S. Tsirkin | msix_mmio_write, dev); |
258 | 02eb84d0 | Michael S. Tsirkin | if (dev->msix_mmio_index == -1) { |
259 | 02eb84d0 | Michael S. Tsirkin | ret = -EBUSY; |
260 | 02eb84d0 | Michael S. Tsirkin | goto err_index;
|
261 | 02eb84d0 | Michael S. Tsirkin | } |
262 | 02eb84d0 | Michael S. Tsirkin | |
263 | 02eb84d0 | Michael S. Tsirkin | dev->msix_entries_nr = nentries; |
264 | 02eb84d0 | Michael S. Tsirkin | ret = msix_add_config(dev, nentries, bar_nr, bar_size); |
265 | 02eb84d0 | Michael S. Tsirkin | if (ret)
|
266 | 02eb84d0 | Michael S. Tsirkin | goto err_config;
|
267 | 02eb84d0 | Michael S. Tsirkin | |
268 | 02eb84d0 | Michael S. Tsirkin | dev->cap_present |= QEMU_PCI_CAP_MSIX; |
269 | 02eb84d0 | Michael S. Tsirkin | return 0; |
270 | 02eb84d0 | Michael S. Tsirkin | |
271 | 02eb84d0 | Michael S. Tsirkin | err_config:
|
272 | 3174ecd1 | Michael S. Tsirkin | dev->msix_entries_nr = 0;
|
273 | 02eb84d0 | Michael S. Tsirkin | cpu_unregister_io_memory(dev->msix_mmio_index); |
274 | 02eb84d0 | Michael S. Tsirkin | err_index:
|
275 | 02eb84d0 | Michael S. Tsirkin | qemu_free(dev->msix_table_page); |
276 | 02eb84d0 | Michael S. Tsirkin | dev->msix_table_page = NULL;
|
277 | 02eb84d0 | Michael S. Tsirkin | qemu_free(dev->msix_entry_used); |
278 | 02eb84d0 | Michael S. Tsirkin | dev->msix_entry_used = NULL;
|
279 | 02eb84d0 | Michael S. Tsirkin | return ret;
|
280 | 02eb84d0 | Michael S. Tsirkin | } |
281 | 02eb84d0 | Michael S. Tsirkin | |
282 | 98304c84 | Michael S. Tsirkin | static void msix_free_irq_entries(PCIDevice *dev) |
283 | 98304c84 | Michael S. Tsirkin | { |
284 | 98304c84 | Michael S. Tsirkin | int vector;
|
285 | 98304c84 | Michael S. Tsirkin | |
286 | 98304c84 | Michael S. Tsirkin | for (vector = 0; vector < dev->msix_entries_nr; ++vector) { |
287 | 98304c84 | Michael S. Tsirkin | dev->msix_entry_used[vector] = 0;
|
288 | 98304c84 | Michael S. Tsirkin | msix_clr_pending(dev, vector); |
289 | 98304c84 | Michael S. Tsirkin | } |
290 | 98304c84 | Michael S. Tsirkin | } |
291 | 98304c84 | Michael S. Tsirkin | |
292 | 02eb84d0 | Michael S. Tsirkin | /* Clean up resources for the device. */
|
293 | 02eb84d0 | Michael S. Tsirkin | int msix_uninit(PCIDevice *dev)
|
294 | 02eb84d0 | Michael S. Tsirkin | { |
295 | 02eb84d0 | Michael S. Tsirkin | if (!(dev->cap_present & QEMU_PCI_CAP_MSIX))
|
296 | 02eb84d0 | Michael S. Tsirkin | return 0; |
297 | 02eb84d0 | Michael S. Tsirkin | pci_del_capability(dev, PCI_CAP_ID_MSIX, MSIX_CAP_LENGTH); |
298 | 02eb84d0 | Michael S. Tsirkin | dev->msix_cap = 0;
|
299 | 02eb84d0 | Michael S. Tsirkin | msix_free_irq_entries(dev); |
300 | 02eb84d0 | Michael S. Tsirkin | dev->msix_entries_nr = 0;
|
301 | 02eb84d0 | Michael S. Tsirkin | cpu_unregister_io_memory(dev->msix_mmio_index); |
302 | 02eb84d0 | Michael S. Tsirkin | qemu_free(dev->msix_table_page); |
303 | 02eb84d0 | Michael S. Tsirkin | dev->msix_table_page = NULL;
|
304 | 02eb84d0 | Michael S. Tsirkin | qemu_free(dev->msix_entry_used); |
305 | 02eb84d0 | Michael S. Tsirkin | dev->msix_entry_used = NULL;
|
306 | 02eb84d0 | Michael S. Tsirkin | dev->cap_present &= ~QEMU_PCI_CAP_MSIX; |
307 | 02eb84d0 | Michael S. Tsirkin | return 0; |
308 | 02eb84d0 | Michael S. Tsirkin | } |
309 | 02eb84d0 | Michael S. Tsirkin | |
310 | 02eb84d0 | Michael S. Tsirkin | void msix_save(PCIDevice *dev, QEMUFile *f)
|
311 | 02eb84d0 | Michael S. Tsirkin | { |
312 | 9a3e12c8 | Michael S. Tsirkin | unsigned n = dev->msix_entries_nr;
|
313 | 9a3e12c8 | Michael S. Tsirkin | |
314 | 72755a70 | Michael S. Tsirkin | if (!(dev->cap_present & QEMU_PCI_CAP_MSIX)) {
|
315 | 9a3e12c8 | Michael S. Tsirkin | return;
|
316 | 72755a70 | Michael S. Tsirkin | } |
317 | 9a3e12c8 | Michael S. Tsirkin | |
318 | 9a3e12c8 | Michael S. Tsirkin | qemu_put_buffer(f, dev->msix_table_page, n * MSIX_ENTRY_SIZE); |
319 | 5a1fc5e8 | Michael S. Tsirkin | qemu_put_buffer(f, dev->msix_table_page + MSIX_PAGE_PENDING, (n + 7) / 8); |
320 | 02eb84d0 | Michael S. Tsirkin | } |
321 | 02eb84d0 | Michael S. Tsirkin | |
322 | 02eb84d0 | Michael S. Tsirkin | /* Should be called after restoring the config space. */
|
323 | 02eb84d0 | Michael S. Tsirkin | void msix_load(PCIDevice *dev, QEMUFile *f)
|
324 | 02eb84d0 | Michael S. Tsirkin | { |
325 | 02eb84d0 | Michael S. Tsirkin | unsigned n = dev->msix_entries_nr;
|
326 | 02eb84d0 | Michael S. Tsirkin | |
327 | 98846d73 | Blue Swirl | if (!(dev->cap_present & QEMU_PCI_CAP_MSIX)) {
|
328 | 02eb84d0 | Michael S. Tsirkin | return;
|
329 | 98846d73 | Blue Swirl | } |
330 | 02eb84d0 | Michael S. Tsirkin | |
331 | 4bfd1712 | Michael S. Tsirkin | msix_free_irq_entries(dev); |
332 | 02eb84d0 | Michael S. Tsirkin | qemu_get_buffer(f, dev->msix_table_page, n * MSIX_ENTRY_SIZE); |
333 | 5a1fc5e8 | Michael S. Tsirkin | qemu_get_buffer(f, dev->msix_table_page + MSIX_PAGE_PENDING, (n + 7) / 8); |
334 | 02eb84d0 | Michael S. Tsirkin | } |
335 | 02eb84d0 | Michael S. Tsirkin | |
336 | 02eb84d0 | Michael S. Tsirkin | /* Does device support MSI-X? */
|
337 | 02eb84d0 | Michael S. Tsirkin | int msix_present(PCIDevice *dev)
|
338 | 02eb84d0 | Michael S. Tsirkin | { |
339 | 02eb84d0 | Michael S. Tsirkin | return dev->cap_present & QEMU_PCI_CAP_MSIX;
|
340 | 02eb84d0 | Michael S. Tsirkin | } |
341 | 02eb84d0 | Michael S. Tsirkin | |
342 | 02eb84d0 | Michael S. Tsirkin | /* Is MSI-X enabled? */
|
343 | 02eb84d0 | Michael S. Tsirkin | int msix_enabled(PCIDevice *dev)
|
344 | 02eb84d0 | Michael S. Tsirkin | { |
345 | 02eb84d0 | Michael S. Tsirkin | return (dev->cap_present & QEMU_PCI_CAP_MSIX) &&
|
346 | 2760952b | Michael S. Tsirkin | (dev->config[dev->msix_cap + MSIX_CONTROL_OFFSET] & |
347 | 02eb84d0 | Michael S. Tsirkin | MSIX_ENABLE_MASK); |
348 | 02eb84d0 | Michael S. Tsirkin | } |
349 | 02eb84d0 | Michael S. Tsirkin | |
350 | 02eb84d0 | Michael S. Tsirkin | /* Size of bar where MSI-X table resides, or 0 if MSI-X not supported. */
|
351 | 02eb84d0 | Michael S. Tsirkin | uint32_t msix_bar_size(PCIDevice *dev) |
352 | 02eb84d0 | Michael S. Tsirkin | { |
353 | 02eb84d0 | Michael S. Tsirkin | return (dev->cap_present & QEMU_PCI_CAP_MSIX) ?
|
354 | 02eb84d0 | Michael S. Tsirkin | dev->msix_bar_size : 0;
|
355 | 02eb84d0 | Michael S. Tsirkin | } |
356 | 02eb84d0 | Michael S. Tsirkin | |
357 | 02eb84d0 | Michael S. Tsirkin | /* Send an MSI-X message */
|
358 | 02eb84d0 | Michael S. Tsirkin | void msix_notify(PCIDevice *dev, unsigned vector) |
359 | 02eb84d0 | Michael S. Tsirkin | { |
360 | 02eb84d0 | Michael S. Tsirkin | uint8_t *table_entry = dev->msix_table_page + vector * MSIX_ENTRY_SIZE; |
361 | 02eb84d0 | Michael S. Tsirkin | uint64_t address; |
362 | 02eb84d0 | Michael S. Tsirkin | uint32_t data; |
363 | 02eb84d0 | Michael S. Tsirkin | |
364 | 02eb84d0 | Michael S. Tsirkin | if (vector >= dev->msix_entries_nr || !dev->msix_entry_used[vector])
|
365 | 02eb84d0 | Michael S. Tsirkin | return;
|
366 | 02eb84d0 | Michael S. Tsirkin | if (msix_is_masked(dev, vector)) {
|
367 | 02eb84d0 | Michael S. Tsirkin | msix_set_pending(dev, vector); |
368 | 02eb84d0 | Michael S. Tsirkin | return;
|
369 | 02eb84d0 | Michael S. Tsirkin | } |
370 | 02eb84d0 | Michael S. Tsirkin | |
371 | 02eb84d0 | Michael S. Tsirkin | address = pci_get_long(table_entry + MSIX_MSG_UPPER_ADDR); |
372 | 02eb84d0 | Michael S. Tsirkin | address = (address << 32) | pci_get_long(table_entry + MSIX_MSG_ADDR);
|
373 | 02eb84d0 | Michael S. Tsirkin | data = pci_get_long(table_entry + MSIX_MSG_DATA); |
374 | 02eb84d0 | Michael S. Tsirkin | stl_phys(address, data); |
375 | 02eb84d0 | Michael S. Tsirkin | } |
376 | 02eb84d0 | Michael S. Tsirkin | |
377 | 02eb84d0 | Michael S. Tsirkin | void msix_reset(PCIDevice *dev)
|
378 | 02eb84d0 | Michael S. Tsirkin | { |
379 | 02eb84d0 | Michael S. Tsirkin | if (!(dev->cap_present & QEMU_PCI_CAP_MSIX))
|
380 | 02eb84d0 | Michael S. Tsirkin | return;
|
381 | 02eb84d0 | Michael S. Tsirkin | msix_free_irq_entries(dev); |
382 | 2760952b | Michael S. Tsirkin | dev->config[dev->msix_cap + MSIX_CONTROL_OFFSET] &= |
383 | 2760952b | Michael S. Tsirkin | ~dev->wmask[dev->msix_cap + MSIX_CONTROL_OFFSET]; |
384 | 5a1fc5e8 | Michael S. Tsirkin | memset(dev->msix_table_page, 0, MSIX_PAGE_SIZE);
|
385 | ae1be0bb | Michael S. Tsirkin | msix_mask_all(dev, dev->msix_entries_nr); |
386 | 02eb84d0 | Michael S. Tsirkin | } |
387 | 02eb84d0 | Michael S. Tsirkin | |
388 | 02eb84d0 | Michael S. Tsirkin | /* PCI spec suggests that devices make it possible for software to configure
|
389 | 02eb84d0 | Michael S. Tsirkin | * less vectors than supported by the device, but does not specify a standard
|
390 | 02eb84d0 | Michael S. Tsirkin | * mechanism for devices to do so.
|
391 | 02eb84d0 | Michael S. Tsirkin | *
|
392 | 02eb84d0 | Michael S. Tsirkin | * We support this by asking devices to declare vectors software is going to
|
393 | 02eb84d0 | Michael S. Tsirkin | * actually use, and checking this on the notification path. Devices that
|
394 | 02eb84d0 | Michael S. Tsirkin | * don't want to follow the spec suggestion can declare all vectors as used. */
|
395 | 02eb84d0 | Michael S. Tsirkin | |
396 | 02eb84d0 | Michael S. Tsirkin | /* Mark vector as used. */
|
397 | 02eb84d0 | Michael S. Tsirkin | int msix_vector_use(PCIDevice *dev, unsigned vector) |
398 | 02eb84d0 | Michael S. Tsirkin | { |
399 | 02eb84d0 | Michael S. Tsirkin | if (vector >= dev->msix_entries_nr)
|
400 | 02eb84d0 | Michael S. Tsirkin | return -EINVAL;
|
401 | 02eb84d0 | Michael S. Tsirkin | dev->msix_entry_used[vector]++; |
402 | 02eb84d0 | Michael S. Tsirkin | return 0; |
403 | 02eb84d0 | Michael S. Tsirkin | } |
404 | 02eb84d0 | Michael S. Tsirkin | |
405 | 02eb84d0 | Michael S. Tsirkin | /* Mark vector as unused. */
|
406 | 02eb84d0 | Michael S. Tsirkin | void msix_vector_unuse(PCIDevice *dev, unsigned vector) |
407 | 02eb84d0 | Michael S. Tsirkin | { |
408 | 98304c84 | Michael S. Tsirkin | if (vector >= dev->msix_entries_nr || !dev->msix_entry_used[vector]) {
|
409 | 98304c84 | Michael S. Tsirkin | return;
|
410 | 98304c84 | Michael S. Tsirkin | } |
411 | 98304c84 | Michael S. Tsirkin | if (--dev->msix_entry_used[vector]) {
|
412 | 98304c84 | Michael S. Tsirkin | return;
|
413 | 98304c84 | Michael S. Tsirkin | } |
414 | 98304c84 | Michael S. Tsirkin | msix_clr_pending(dev, vector); |
415 | 02eb84d0 | Michael S. Tsirkin | } |
416 | b5f28bca | Michael S. Tsirkin | |
417 | b5f28bca | Michael S. Tsirkin | void msix_unuse_all_vectors(PCIDevice *dev)
|
418 | b5f28bca | Michael S. Tsirkin | { |
419 | b5f28bca | Michael S. Tsirkin | if (!(dev->cap_present & QEMU_PCI_CAP_MSIX))
|
420 | b5f28bca | Michael S. Tsirkin | return;
|
421 | b5f28bca | Michael S. Tsirkin | msix_free_irq_entries(dev); |
422 | b5f28bca | Michael S. Tsirkin | } |