Statistics
| Branch: | Revision:

root / target-arm / exec.h @ c596defd

History | View | Annotate | Download (1.8 kB)

1 2c0262af bellard
/*
2 2c0262af bellard
 *  ARM execution defines
3 5fafdf24 ths
 *
4 2c0262af bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 2c0262af bellard
 *
6 2c0262af bellard
 * This library is free software; you can redistribute it and/or
7 2c0262af bellard
 * modify it under the terms of the GNU Lesser General Public
8 2c0262af bellard
 * License as published by the Free Software Foundation; either
9 2c0262af bellard
 * version 2 of the License, or (at your option) any later version.
10 2c0262af bellard
 *
11 2c0262af bellard
 * This library is distributed in the hope that it will be useful,
12 2c0262af bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 2c0262af bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 2c0262af bellard
 * Lesser General Public License for more details.
15 2c0262af bellard
 *
16 2c0262af bellard
 * You should have received a copy of the GNU Lesser General Public
17 2c0262af bellard
 * License along with this library; if not, write to the Free Software
18 2c0262af bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 2c0262af bellard
 */
20 8294eba1 ths
#include "config.h"
21 2c0262af bellard
#include "dyngen-exec.h"
22 2c0262af bellard
23 2c0262af bellard
register struct CPUARMState *env asm(AREG0);
24 2c0262af bellard
register uint32_t T0 asm(AREG1);
25 2c0262af bellard
register uint32_t T1 asm(AREG2);
26 2c0262af bellard
27 18c9b560 balrog
#define M0   env->iwmmxt.val
28 18c9b560 balrog
29 2c0262af bellard
#include "cpu.h"
30 2c0262af bellard
#include "exec-all.h"
31 2c0262af bellard
32 0d1a29f9 bellard
static inline void env_to_regs(void)
33 0d1a29f9 bellard
{
34 0d1a29f9 bellard
}
35 0d1a29f9 bellard
36 0d1a29f9 bellard
static inline void regs_to_env(void)
37 0d1a29f9 bellard
{
38 0d1a29f9 bellard
}
39 b8a9e8f1 bellard
40 b8a9e8f1 bellard
int cpu_arm_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
41 6ebbf390 j_mayer
                              int mmu_idx, int is_softmmu);
42 b7bcbe95 bellard
43 bfed01fc ths
static inline int cpu_halted(CPUState *env) {
44 bfed01fc ths
    if (!env->halted)
45 bfed01fc ths
        return 0;
46 bfed01fc ths
    /* An interrupt wakes the CPU even if the I and F CPSR bits are
47 bfed01fc ths
       set.  We use EXITTB to silently wake CPU without causing an
48 bfed01fc ths
       actual interrupt.  */
49 bfed01fc ths
    if (env->interrupt_request &
50 bfed01fc ths
        (CPU_INTERRUPT_FIQ | CPU_INTERRUPT_HARD | CPU_INTERRUPT_EXITTB)) {
51 bfed01fc ths
        env->halted = 0;
52 bfed01fc ths
        return 0;
53 bfed01fc ths
    }
54 bfed01fc ths
    return EXCP_HALTED;
55 bfed01fc ths
}
56 bfed01fc ths
57 b5ff1b31 bellard
#if !defined(CONFIG_USER_ONLY)
58 b5ff1b31 bellard
#include "softmmu_exec.h"
59 b5ff1b31 bellard
#endif
60 b5ff1b31 bellard
61 b7bcbe95 bellard
void cpu_loop_exit(void);
62 b7bcbe95 bellard
63 b7bcbe95 bellard
void raise_exception(int);
64 b7bcbe95 bellard
65 9ee6e8bb pbrook
uint32_t helper_neon_mul_p8(uint32_t op1, uint32_t op2);