root / hw / xio3130_upstream.c @ c65adf9b
History | View | Annotate | Download (5.2 kB)
1 |
/*
|
---|---|
2 |
* xio3130_upstream.c
|
3 |
* TI X3130 pci express upstream port switch
|
4 |
*
|
5 |
* Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp>
|
6 |
* VA Linux Systems Japan K.K.
|
7 |
*
|
8 |
* This program is free software; you can redistribute it and/or modify
|
9 |
* it under the terms of the GNU General Public License as published by
|
10 |
* the Free Software Foundation; either version 2 of the License, or
|
11 |
* (at your option) any later version.
|
12 |
*
|
13 |
* This program is distributed in the hope that it will be useful,
|
14 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
15 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
16 |
* GNU General Public License for more details.
|
17 |
*
|
18 |
* You should have received a copy of the GNU General Public License along
|
19 |
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
20 |
*/
|
21 |
|
22 |
#include "pci_ids.h" |
23 |
#include "msi.h" |
24 |
#include "pcie.h" |
25 |
#include "xio3130_upstream.h" |
26 |
|
27 |
#define PCI_DEVICE_ID_TI_XIO3130U 0x8232 /* upstream port */ |
28 |
#define XIO3130_REVISION 0x2 |
29 |
#define XIO3130_MSI_OFFSET 0x70 |
30 |
#define XIO3130_MSI_SUPPORTED_FLAGS PCI_MSI_FLAGS_64BIT
|
31 |
#define XIO3130_MSI_NR_VECTOR 1 |
32 |
#define XIO3130_SSVID_OFFSET 0x80 |
33 |
#define XIO3130_SSVID_SVID 0 |
34 |
#define XIO3130_SSVID_SSID 0 |
35 |
#define XIO3130_EXP_OFFSET 0x90 |
36 |
#define XIO3130_AER_OFFSET 0x100 |
37 |
|
38 |
static void xio3130_upstream_write_config(PCIDevice *d, uint32_t address, |
39 |
uint32_t val, int len)
|
40 |
{ |
41 |
pci_bridge_write_config(d, address, val, len); |
42 |
pcie_cap_flr_write_config(d, address, val, len); |
43 |
msi_write_config(d, address, val, len); |
44 |
pcie_aer_write_config(d, address, val, len); |
45 |
} |
46 |
|
47 |
static void xio3130_upstream_reset(DeviceState *qdev) |
48 |
{ |
49 |
PCIDevice *d = DO_UPCAST(PCIDevice, qdev, qdev); |
50 |
msi_reset(d); |
51 |
pci_bridge_reset(qdev); |
52 |
pcie_cap_deverr_reset(d); |
53 |
} |
54 |
|
55 |
static int xio3130_upstream_initfn(PCIDevice *d) |
56 |
{ |
57 |
PCIBridge* br = DO_UPCAST(PCIBridge, dev, d); |
58 |
PCIEPort *p = DO_UPCAST(PCIEPort, br, br); |
59 |
int rc;
|
60 |
int tmp;
|
61 |
|
62 |
rc = pci_bridge_initfn(d); |
63 |
if (rc < 0) { |
64 |
return rc;
|
65 |
} |
66 |
|
67 |
pcie_port_init_reg(d); |
68 |
|
69 |
rc = msi_init(d, XIO3130_MSI_OFFSET, XIO3130_MSI_NR_VECTOR, |
70 |
XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_64BIT, |
71 |
XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_MASKBIT); |
72 |
if (rc < 0) { |
73 |
goto err_bridge;
|
74 |
} |
75 |
rc = pci_bridge_ssvid_init(d, XIO3130_SSVID_OFFSET, |
76 |
XIO3130_SSVID_SVID, XIO3130_SSVID_SSID); |
77 |
if (rc < 0) { |
78 |
goto err_bridge;
|
79 |
} |
80 |
rc = pcie_cap_init(d, XIO3130_EXP_OFFSET, PCI_EXP_TYPE_UPSTREAM, |
81 |
p->port); |
82 |
if (rc < 0) { |
83 |
goto err_msi;
|
84 |
} |
85 |
pcie_cap_flr_init(d); |
86 |
pcie_cap_deverr_init(d); |
87 |
rc = pcie_aer_init(d, XIO3130_AER_OFFSET); |
88 |
if (rc < 0) { |
89 |
goto err;
|
90 |
} |
91 |
|
92 |
return 0; |
93 |
|
94 |
err:
|
95 |
pcie_cap_exit(d); |
96 |
err_msi:
|
97 |
msi_uninit(d); |
98 |
err_bridge:
|
99 |
tmp = pci_bridge_exitfn(d); |
100 |
assert(!tmp); |
101 |
return rc;
|
102 |
} |
103 |
|
104 |
static int xio3130_upstream_exitfn(PCIDevice *d) |
105 |
{ |
106 |
pcie_aer_exit(d); |
107 |
pcie_cap_exit(d); |
108 |
msi_uninit(d); |
109 |
return pci_bridge_exitfn(d);
|
110 |
} |
111 |
|
112 |
PCIEPort *xio3130_upstream_init(PCIBus *bus, int devfn, bool multifunction, |
113 |
const char *bus_name, pci_map_irq_fn map_irq, |
114 |
uint8_t port) |
115 |
{ |
116 |
PCIDevice *d; |
117 |
PCIBridge *br; |
118 |
DeviceState *qdev; |
119 |
|
120 |
d = pci_create_multifunction(bus, devfn, multifunction, "x3130-upstream");
|
121 |
if (!d) {
|
122 |
return NULL; |
123 |
} |
124 |
br = DO_UPCAST(PCIBridge, dev, d); |
125 |
|
126 |
qdev = &br->dev.qdev; |
127 |
pci_bridge_map_irq(br, bus_name, map_irq); |
128 |
qdev_prop_set_uint8(qdev, "port", port);
|
129 |
qdev_init_nofail(qdev); |
130 |
|
131 |
return DO_UPCAST(PCIEPort, br, br);
|
132 |
} |
133 |
|
134 |
static const VMStateDescription vmstate_xio3130_upstream = { |
135 |
.name = "xio3130-express-upstream-port",
|
136 |
.version_id = 1,
|
137 |
.minimum_version_id = 1,
|
138 |
.minimum_version_id_old = 1,
|
139 |
.fields = (VMStateField[]) { |
140 |
VMSTATE_PCIE_DEVICE(br.dev, PCIEPort), |
141 |
VMSTATE_STRUCT(br.dev.exp.aer_log, PCIEPort, 0, vmstate_pcie_aer_log,
|
142 |
PCIEAERLog), |
143 |
VMSTATE_END_OF_LIST() |
144 |
} |
145 |
}; |
146 |
|
147 |
static PCIDeviceInfo xio3130_upstream_info = {
|
148 |
.qdev.name = "x3130-upstream",
|
149 |
.qdev.desc = "TI X3130 Upstream Port of PCI Express Switch",
|
150 |
.qdev.size = sizeof(PCIEPort),
|
151 |
.qdev.reset = xio3130_upstream_reset, |
152 |
.qdev.vmsd = &vmstate_xio3130_upstream, |
153 |
|
154 |
.is_express = 1,
|
155 |
.is_bridge = 1,
|
156 |
.config_write = xio3130_upstream_write_config, |
157 |
.init = xio3130_upstream_initfn, |
158 |
.exit = xio3130_upstream_exitfn, |
159 |
.vendor_id = PCI_VENDOR_ID_TI, |
160 |
.device_id = PCI_DEVICE_ID_TI_XIO3130U, |
161 |
.revision = XIO3130_REVISION, |
162 |
|
163 |
.qdev.props = (Property[]) { |
164 |
DEFINE_PROP_UINT8("port", PCIEPort, port, 0), |
165 |
DEFINE_PROP_UINT16("aer_log_max", PCIEPort, br.dev.exp.aer_log.log_max,
|
166 |
PCIE_AER_LOG_MAX_DEFAULT), |
167 |
DEFINE_PROP_END_OF_LIST(), |
168 |
} |
169 |
}; |
170 |
|
171 |
static void xio3130_upstream_register(void) |
172 |
{ |
173 |
pci_qdev_register(&xio3130_upstream_info); |
174 |
} |
175 |
|
176 |
device_init(xio3130_upstream_register); |
177 |
|
178 |
|
179 |
/*
|
180 |
* Local variables:
|
181 |
* c-indent-level: 4
|
182 |
* c-basic-offset: 4
|
183 |
* tab-width: 8
|
184 |
* indent-tab-mode: nil
|
185 |
* End:
|
186 |
*/
|