root / elf.h @ ca954f6d
History | View | Annotate | Download (40.9 kB)
1 | 689f936f | bellard | #ifndef _QEMU_ELF_H
|
---|---|---|---|
2 | 689f936f | bellard | #define _QEMU_ELF_H
|
3 | 31e31b8a | bellard | |
4 | 31e31b8a | bellard | #include <inttypes.h> |
5 | 31e31b8a | bellard | |
6 | 88570520 | bellard | /* 32-bit ELF base types. */
|
7 | 88570520 | bellard | typedef uint32_t Elf32_Addr;
|
8 | 31e31b8a | bellard | typedef uint16_t Elf32_Half;
|
9 | 31e31b8a | bellard | typedef uint32_t Elf32_Off;
|
10 | 31e31b8a | bellard | typedef int32_t Elf32_Sword;
|
11 | 31e31b8a | bellard | typedef uint32_t Elf32_Word;
|
12 | 31e31b8a | bellard | |
13 | 88570520 | bellard | /* 64-bit ELF base types. */
|
14 | 88570520 | bellard | typedef uint64_t Elf64_Addr;
|
15 | 88570520 | bellard | typedef uint16_t Elf64_Half;
|
16 | 88570520 | bellard | typedef int16_t Elf64_SHalf;
|
17 | 88570520 | bellard | typedef uint64_t Elf64_Off;
|
18 | 88570520 | bellard | typedef int32_t Elf64_Sword;
|
19 | 88570520 | bellard | typedef uint32_t Elf64_Word;
|
20 | 88570520 | bellard | typedef uint64_t Elf64_Xword;
|
21 | 88570520 | bellard | typedef int64_t Elf64_Sxword;
|
22 | 88570520 | bellard | |
23 | 31e31b8a | bellard | /* These constants are for the segment types stored in the image headers */
|
24 | 31e31b8a | bellard | #define PT_NULL 0 |
25 | 31e31b8a | bellard | #define PT_LOAD 1 |
26 | 31e31b8a | bellard | #define PT_DYNAMIC 2 |
27 | 31e31b8a | bellard | #define PT_INTERP 3 |
28 | 31e31b8a | bellard | #define PT_NOTE 4 |
29 | 31e31b8a | bellard | #define PT_SHLIB 5 |
30 | 31e31b8a | bellard | #define PT_PHDR 6 |
31 | 31e31b8a | bellard | #define PT_LOPROC 0x70000000 |
32 | 31e31b8a | bellard | #define PT_HIPROC 0x7fffffff |
33 | 88570520 | bellard | #define PT_MIPS_REGINFO 0x70000000 |
34 | 88570520 | bellard | |
35 | 88570520 | bellard | /* Flags in the e_flags field of the header */
|
36 | 88570520 | bellard | #define EF_MIPS_NOREORDER 0x00000001 |
37 | 88570520 | bellard | #define EF_MIPS_PIC 0x00000002 |
38 | 88570520 | bellard | #define EF_MIPS_CPIC 0x00000004 |
39 | 88570520 | bellard | #define EF_MIPS_ARCH 0xf0000000 |
40 | 31e31b8a | bellard | |
41 | 31e31b8a | bellard | /* These constants define the different elf file types */
|
42 | 31e31b8a | bellard | #define ET_NONE 0 |
43 | 31e31b8a | bellard | #define ET_REL 1 |
44 | 31e31b8a | bellard | #define ET_EXEC 2 |
45 | 31e31b8a | bellard | #define ET_DYN 3 |
46 | 31e31b8a | bellard | #define ET_CORE 4 |
47 | 88570520 | bellard | #define ET_LOPROC 0xff00 |
48 | 88570520 | bellard | #define ET_HIPROC 0xffff |
49 | 31e31b8a | bellard | |
50 | 31e31b8a | bellard | /* These constants define the various ELF target machines */
|
51 | 31e31b8a | bellard | #define EM_NONE 0 |
52 | 31e31b8a | bellard | #define EM_M32 1 |
53 | 31e31b8a | bellard | #define EM_SPARC 2 |
54 | 31e31b8a | bellard | #define EM_386 3 |
55 | 31e31b8a | bellard | #define EM_68K 4 |
56 | 31e31b8a | bellard | #define EM_88K 5 |
57 | 31e31b8a | bellard | #define EM_486 6 /* Perhaps disused */ |
58 | 31e31b8a | bellard | #define EM_860 7 |
59 | 31e31b8a | bellard | |
60 | 31e31b8a | bellard | #define EM_MIPS 8 /* MIPS R3000 (officially, big-endian only) */ |
61 | 31e31b8a | bellard | |
62 | 31e31b8a | bellard | #define EM_MIPS_RS4_BE 10 /* MIPS R4000 big-endian */ |
63 | 31e31b8a | bellard | |
64 | 31e31b8a | bellard | #define EM_PARISC 15 /* HPPA */ |
65 | 31e31b8a | bellard | |
66 | 31e31b8a | bellard | #define EM_SPARC32PLUS 18 /* Sun's "v8plus" */ |
67 | 31e31b8a | bellard | |
68 | 31e31b8a | bellard | #define EM_PPC 20 /* PowerPC */ |
69 | 88570520 | bellard | #define EM_PPC64 21 /* PowerPC64 */ |
70 | 88570520 | bellard | |
71 | 88570520 | bellard | #define EM_ARM 40 /* ARM */ |
72 | 88570520 | bellard | |
73 | 88570520 | bellard | #define EM_SH 42 /* SuperH */ |
74 | 88570520 | bellard | |
75 | 88570520 | bellard | #define EM_SPARCV9 43 /* SPARC v9 64-bit */ |
76 | 88570520 | bellard | |
77 | 88570520 | bellard | #define EM_IA_64 50 /* HP/Intel IA-64 */ |
78 | 88570520 | bellard | |
79 | 88570520 | bellard | #define EM_X86_64 62 /* AMD x86-64 */ |
80 | 88570520 | bellard | |
81 | 88570520 | bellard | #define EM_S390 22 /* IBM S/390 */ |
82 | 88570520 | bellard | |
83 | 88570520 | bellard | #define EM_CRIS 76 /* Axis Communications 32-bit embedded processor */ |
84 | 88570520 | bellard | |
85 | 88570520 | bellard | #define EM_V850 87 /* NEC v850 */ |
86 | 88570520 | bellard | |
87 | 88570520 | bellard | #define EM_H8_300H 47 /* Hitachi H8/300H */ |
88 | 88570520 | bellard | #define EM_H8S 48 /* Hitachi H8S */ |
89 | 31e31b8a | bellard | |
90 | 31e31b8a | bellard | /*
|
91 | 31e31b8a | bellard | * This is an interim value that we will use until the committee comes
|
92 | 31e31b8a | bellard | * up with a final number.
|
93 | 31e31b8a | bellard | */
|
94 | 31e31b8a | bellard | #define EM_ALPHA 0x9026 |
95 | 31e31b8a | bellard | |
96 | 88570520 | bellard | /* Bogus old v850 magic number, used by old tools. */
|
97 | 88570520 | bellard | #define EM_CYGNUS_V850 0x9080 |
98 | 88570520 | bellard | |
99 | 88570520 | bellard | /*
|
100 | 88570520 | bellard | * This is the old interim value for S/390 architecture
|
101 | 88570520 | bellard | */
|
102 | 88570520 | bellard | #define EM_S390_OLD 0xA390 |
103 | 31e31b8a | bellard | |
104 | 31e31b8a | bellard | /* This is the info that is needed to parse the dynamic section of the file */
|
105 | 31e31b8a | bellard | #define DT_NULL 0 |
106 | 31e31b8a | bellard | #define DT_NEEDED 1 |
107 | 31e31b8a | bellard | #define DT_PLTRELSZ 2 |
108 | 31e31b8a | bellard | #define DT_PLTGOT 3 |
109 | 31e31b8a | bellard | #define DT_HASH 4 |
110 | 31e31b8a | bellard | #define DT_STRTAB 5 |
111 | 31e31b8a | bellard | #define DT_SYMTAB 6 |
112 | 31e31b8a | bellard | #define DT_RELA 7 |
113 | 31e31b8a | bellard | #define DT_RELASZ 8 |
114 | 31e31b8a | bellard | #define DT_RELAENT 9 |
115 | 31e31b8a | bellard | #define DT_STRSZ 10 |
116 | 31e31b8a | bellard | #define DT_SYMENT 11 |
117 | 31e31b8a | bellard | #define DT_INIT 12 |
118 | 31e31b8a | bellard | #define DT_FINI 13 |
119 | 31e31b8a | bellard | #define DT_SONAME 14 |
120 | 31e31b8a | bellard | #define DT_RPATH 15 |
121 | 31e31b8a | bellard | #define DT_SYMBOLIC 16 |
122 | 31e31b8a | bellard | #define DT_REL 17 |
123 | 31e31b8a | bellard | #define DT_RELSZ 18 |
124 | 31e31b8a | bellard | #define DT_RELENT 19 |
125 | 31e31b8a | bellard | #define DT_PLTREL 20 |
126 | 31e31b8a | bellard | #define DT_DEBUG 21 |
127 | 31e31b8a | bellard | #define DT_TEXTREL 22 |
128 | 31e31b8a | bellard | #define DT_JMPREL 23 |
129 | 31e31b8a | bellard | #define DT_LOPROC 0x70000000 |
130 | 31e31b8a | bellard | #define DT_HIPROC 0x7fffffff |
131 | 88570520 | bellard | #define DT_MIPS_RLD_VERSION 0x70000001 |
132 | 88570520 | bellard | #define DT_MIPS_TIME_STAMP 0x70000002 |
133 | 88570520 | bellard | #define DT_MIPS_ICHECKSUM 0x70000003 |
134 | 88570520 | bellard | #define DT_MIPS_IVERSION 0x70000004 |
135 | 88570520 | bellard | #define DT_MIPS_FLAGS 0x70000005 |
136 | 88570520 | bellard | #define RHF_NONE 0 |
137 | 88570520 | bellard | #define RHF_HARDWAY 1 |
138 | 88570520 | bellard | #define RHF_NOTPOT 2 |
139 | 88570520 | bellard | #define DT_MIPS_BASE_ADDRESS 0x70000006 |
140 | 88570520 | bellard | #define DT_MIPS_CONFLICT 0x70000008 |
141 | 88570520 | bellard | #define DT_MIPS_LIBLIST 0x70000009 |
142 | 88570520 | bellard | #define DT_MIPS_LOCAL_GOTNO 0x7000000a |
143 | 88570520 | bellard | #define DT_MIPS_CONFLICTNO 0x7000000b |
144 | 88570520 | bellard | #define DT_MIPS_LIBLISTNO 0x70000010 |
145 | 88570520 | bellard | #define DT_MIPS_SYMTABNO 0x70000011 |
146 | 88570520 | bellard | #define DT_MIPS_UNREFEXTNO 0x70000012 |
147 | 88570520 | bellard | #define DT_MIPS_GOTSYM 0x70000013 |
148 | 88570520 | bellard | #define DT_MIPS_HIPAGENO 0x70000014 |
149 | 88570520 | bellard | #define DT_MIPS_RLD_MAP 0x70000016 |
150 | 31e31b8a | bellard | |
151 | 31e31b8a | bellard | /* This info is needed when parsing the symbol table */
|
152 | 31e31b8a | bellard | #define STB_LOCAL 0 |
153 | 31e31b8a | bellard | #define STB_GLOBAL 1 |
154 | 31e31b8a | bellard | #define STB_WEAK 2 |
155 | 31e31b8a | bellard | |
156 | 31e31b8a | bellard | #define STT_NOTYPE 0 |
157 | 31e31b8a | bellard | #define STT_OBJECT 1 |
158 | 31e31b8a | bellard | #define STT_FUNC 2 |
159 | 31e31b8a | bellard | #define STT_SECTION 3 |
160 | 31e31b8a | bellard | #define STT_FILE 4 |
161 | 31e31b8a | bellard | |
162 | 88570520 | bellard | #define ELF_ST_BIND(x) ((x) >> 4) |
163 | 88570520 | bellard | #define ELF_ST_TYPE(x) (((unsigned int) x) & 0xf) |
164 | 88570520 | bellard | #define ELF32_ST_BIND(x) ELF_ST_BIND(x)
|
165 | 88570520 | bellard | #define ELF32_ST_TYPE(x) ELF_ST_TYPE(x)
|
166 | 88570520 | bellard | #define ELF64_ST_BIND(x) ELF_ST_BIND(x)
|
167 | 88570520 | bellard | #define ELF64_ST_TYPE(x) ELF_ST_TYPE(x)
|
168 | 31e31b8a | bellard | |
169 | 31e31b8a | bellard | /* Symbolic values for the entries in the auxiliary table
|
170 | 31e31b8a | bellard | put on the initial stack */
|
171 | 31e31b8a | bellard | #define AT_NULL 0 /* end of vector */ |
172 | 31e31b8a | bellard | #define AT_IGNORE 1 /* entry should be ignored */ |
173 | 31e31b8a | bellard | #define AT_EXECFD 2 /* file descriptor of program */ |
174 | 31e31b8a | bellard | #define AT_PHDR 3 /* program headers for program */ |
175 | 31e31b8a | bellard | #define AT_PHENT 4 /* size of program header entry */ |
176 | 31e31b8a | bellard | #define AT_PHNUM 5 /* number of program headers */ |
177 | 31e31b8a | bellard | #define AT_PAGESZ 6 /* system page size */ |
178 | 31e31b8a | bellard | #define AT_BASE 7 /* base address of interpreter */ |
179 | 31e31b8a | bellard | #define AT_FLAGS 8 /* flags */ |
180 | 31e31b8a | bellard | #define AT_ENTRY 9 /* entry point of program */ |
181 | 31e31b8a | bellard | #define AT_NOTELF 10 /* program is not ELF */ |
182 | 31e31b8a | bellard | #define AT_UID 11 /* real uid */ |
183 | 31e31b8a | bellard | #define AT_EUID 12 /* effective uid */ |
184 | 31e31b8a | bellard | #define AT_GID 13 /* real gid */ |
185 | 31e31b8a | bellard | #define AT_EGID 14 /* effective gid */ |
186 | 88570520 | bellard | #define AT_PLATFORM 15 /* string identifying CPU for optimizations */ |
187 | 88570520 | bellard | #define AT_HWCAP 16 /* arch dependent hints at CPU capabilities */ |
188 | 88570520 | bellard | #define AT_CLKTCK 17 /* frequency at which times() increments */ |
189 | 31e31b8a | bellard | |
190 | 31e31b8a | bellard | typedef struct dynamic{ |
191 | 31e31b8a | bellard | Elf32_Sword d_tag; |
192 | 31e31b8a | bellard | union{
|
193 | 31e31b8a | bellard | Elf32_Sword d_val; |
194 | 31e31b8a | bellard | Elf32_Addr d_ptr; |
195 | 31e31b8a | bellard | } d_un; |
196 | 31e31b8a | bellard | } Elf32_Dyn; |
197 | 31e31b8a | bellard | |
198 | 31e31b8a | bellard | typedef struct { |
199 | 88570520 | bellard | Elf64_Sxword d_tag; /* entry tag value */
|
200 | 31e31b8a | bellard | union {
|
201 | 88570520 | bellard | Elf64_Xword d_val; |
202 | 88570520 | bellard | Elf64_Addr d_ptr; |
203 | 31e31b8a | bellard | } d_un; |
204 | 31e31b8a | bellard | } Elf64_Dyn; |
205 | 31e31b8a | bellard | |
206 | 31e31b8a | bellard | /* The following are used with relocations */
|
207 | 31e31b8a | bellard | #define ELF32_R_SYM(x) ((x) >> 8) |
208 | 31e31b8a | bellard | #define ELF32_R_TYPE(x) ((x) & 0xff) |
209 | 31e31b8a | bellard | |
210 | 88570520 | bellard | #define ELF64_R_SYM(i) ((i) >> 32) |
211 | 88570520 | bellard | #define ELF64_R_TYPE(i) ((i) & 0xffffffff) |
212 | 88570520 | bellard | |
213 | 31e31b8a | bellard | #define R_386_NONE 0 |
214 | 31e31b8a | bellard | #define R_386_32 1 |
215 | 31e31b8a | bellard | #define R_386_PC32 2 |
216 | 31e31b8a | bellard | #define R_386_GOT32 3 |
217 | 31e31b8a | bellard | #define R_386_PLT32 4 |
218 | 31e31b8a | bellard | #define R_386_COPY 5 |
219 | 31e31b8a | bellard | #define R_386_GLOB_DAT 6 |
220 | 31e31b8a | bellard | #define R_386_JMP_SLOT 7 |
221 | 31e31b8a | bellard | #define R_386_RELATIVE 8 |
222 | 31e31b8a | bellard | #define R_386_GOTOFF 9 |
223 | 31e31b8a | bellard | #define R_386_GOTPC 10 |
224 | 31e31b8a | bellard | #define R_386_NUM 11 |
225 | 31e31b8a | bellard | |
226 | 88570520 | bellard | #define R_MIPS_NONE 0 |
227 | 88570520 | bellard | #define R_MIPS_16 1 |
228 | 88570520 | bellard | #define R_MIPS_32 2 |
229 | 88570520 | bellard | #define R_MIPS_REL32 3 |
230 | 88570520 | bellard | #define R_MIPS_26 4 |
231 | 88570520 | bellard | #define R_MIPS_HI16 5 |
232 | 88570520 | bellard | #define R_MIPS_LO16 6 |
233 | 88570520 | bellard | #define R_MIPS_GPREL16 7 |
234 | 88570520 | bellard | #define R_MIPS_LITERAL 8 |
235 | 88570520 | bellard | #define R_MIPS_GOT16 9 |
236 | 88570520 | bellard | #define R_MIPS_PC16 10 |
237 | 88570520 | bellard | #define R_MIPS_CALL16 11 |
238 | 88570520 | bellard | #define R_MIPS_GPREL32 12 |
239 | 88570520 | bellard | /* The remaining relocs are defined on Irix, although they are not
|
240 | 88570520 | bellard | in the MIPS ELF ABI. */
|
241 | 88570520 | bellard | #define R_MIPS_UNUSED1 13 |
242 | 88570520 | bellard | #define R_MIPS_UNUSED2 14 |
243 | 88570520 | bellard | #define R_MIPS_UNUSED3 15 |
244 | 88570520 | bellard | #define R_MIPS_SHIFT5 16 |
245 | 88570520 | bellard | #define R_MIPS_SHIFT6 17 |
246 | 88570520 | bellard | #define R_MIPS_64 18 |
247 | 88570520 | bellard | #define R_MIPS_GOT_DISP 19 |
248 | 88570520 | bellard | #define R_MIPS_GOT_PAGE 20 |
249 | 88570520 | bellard | #define R_MIPS_GOT_OFST 21 |
250 | 88570520 | bellard | /*
|
251 | 88570520 | bellard | * The following two relocation types are specified in the MIPS ABI
|
252 | 88570520 | bellard | * conformance guide version 1.2 but not yet in the psABI.
|
253 | 88570520 | bellard | */
|
254 | 88570520 | bellard | #define R_MIPS_GOTHI16 22 |
255 | 88570520 | bellard | #define R_MIPS_GOTLO16 23 |
256 | 88570520 | bellard | #define R_MIPS_SUB 24 |
257 | 88570520 | bellard | #define R_MIPS_INSERT_A 25 |
258 | 88570520 | bellard | #define R_MIPS_INSERT_B 26 |
259 | 88570520 | bellard | #define R_MIPS_DELETE 27 |
260 | 88570520 | bellard | #define R_MIPS_HIGHER 28 |
261 | 88570520 | bellard | #define R_MIPS_HIGHEST 29 |
262 | 88570520 | bellard | /*
|
263 | 88570520 | bellard | * The following two relocation types are specified in the MIPS ABI
|
264 | 88570520 | bellard | * conformance guide version 1.2 but not yet in the psABI.
|
265 | 88570520 | bellard | */
|
266 | 88570520 | bellard | #define R_MIPS_CALLHI16 30 |
267 | 88570520 | bellard | #define R_MIPS_CALLLO16 31 |
268 | 88570520 | bellard | /*
|
269 | 88570520 | bellard | * This range is reserved for vendor specific relocations.
|
270 | 88570520 | bellard | */
|
271 | 88570520 | bellard | #define R_MIPS_LOVENDOR 100 |
272 | 88570520 | bellard | #define R_MIPS_HIVENDOR 127 |
273 | 88570520 | bellard | |
274 | 88570520 | bellard | |
275 | 88570520 | bellard | /*
|
276 | 88570520 | bellard | * Sparc ELF relocation types
|
277 | 88570520 | bellard | */
|
278 | 88570520 | bellard | #define R_SPARC_NONE 0 |
279 | 88570520 | bellard | #define R_SPARC_8 1 |
280 | 88570520 | bellard | #define R_SPARC_16 2 |
281 | 88570520 | bellard | #define R_SPARC_32 3 |
282 | 88570520 | bellard | #define R_SPARC_DISP8 4 |
283 | 88570520 | bellard | #define R_SPARC_DISP16 5 |
284 | 88570520 | bellard | #define R_SPARC_DISP32 6 |
285 | 88570520 | bellard | #define R_SPARC_WDISP30 7 |
286 | 88570520 | bellard | #define R_SPARC_WDISP22 8 |
287 | 88570520 | bellard | #define R_SPARC_HI22 9 |
288 | 88570520 | bellard | #define R_SPARC_22 10 |
289 | 88570520 | bellard | #define R_SPARC_13 11 |
290 | 88570520 | bellard | #define R_SPARC_LO10 12 |
291 | 88570520 | bellard | #define R_SPARC_GOT10 13 |
292 | 88570520 | bellard | #define R_SPARC_GOT13 14 |
293 | 88570520 | bellard | #define R_SPARC_GOT22 15 |
294 | 88570520 | bellard | #define R_SPARC_PC10 16 |
295 | 88570520 | bellard | #define R_SPARC_PC22 17 |
296 | 88570520 | bellard | #define R_SPARC_WPLT30 18 |
297 | 88570520 | bellard | #define R_SPARC_COPY 19 |
298 | 88570520 | bellard | #define R_SPARC_GLOB_DAT 20 |
299 | 88570520 | bellard | #define R_SPARC_JMP_SLOT 21 |
300 | 88570520 | bellard | #define R_SPARC_RELATIVE 22 |
301 | 88570520 | bellard | #define R_SPARC_UA32 23 |
302 | 88570520 | bellard | #define R_SPARC_PLT32 24 |
303 | 88570520 | bellard | #define R_SPARC_HIPLT22 25 |
304 | 88570520 | bellard | #define R_SPARC_LOPLT10 26 |
305 | 88570520 | bellard | #define R_SPARC_PCPLT32 27 |
306 | 88570520 | bellard | #define R_SPARC_PCPLT22 28 |
307 | 88570520 | bellard | #define R_SPARC_PCPLT10 29 |
308 | 88570520 | bellard | #define R_SPARC_10 30 |
309 | 88570520 | bellard | #define R_SPARC_11 31 |
310 | 88570520 | bellard | #define R_SPARC_64 32 |
311 | 88570520 | bellard | #define R_SPARC_WDISP16 40 |
312 | 88570520 | bellard | #define R_SPARC_WDISP19 41 |
313 | 88570520 | bellard | #define R_SPARC_7 43 |
314 | 88570520 | bellard | #define R_SPARC_5 44 |
315 | 88570520 | bellard | #define R_SPARC_6 45 |
316 | 88570520 | bellard | |
317 | 88570520 | bellard | /* Bits present in AT_HWCAP, primarily for Sparc32. */
|
318 | 88570520 | bellard | |
319 | 88570520 | bellard | #define HWCAP_SPARC_FLUSH 1 /* CPU supports flush instruction. */ |
320 | 88570520 | bellard | #define HWCAP_SPARC_STBAR 2 |
321 | 88570520 | bellard | #define HWCAP_SPARC_SWAP 4 |
322 | 88570520 | bellard | #define HWCAP_SPARC_MULDIV 8 |
323 | 88570520 | bellard | #define HWCAP_SPARC_V9 16 |
324 | 88570520 | bellard | #define HWCAP_SPARC_ULTRA3 32 |
325 | 88570520 | bellard | |
326 | 88570520 | bellard | /*
|
327 | 88570520 | bellard | * 68k ELF relocation types
|
328 | 88570520 | bellard | */
|
329 | 88570520 | bellard | #define R_68K_NONE 0 |
330 | 88570520 | bellard | #define R_68K_32 1 |
331 | 88570520 | bellard | #define R_68K_16 2 |
332 | 88570520 | bellard | #define R_68K_8 3 |
333 | 88570520 | bellard | #define R_68K_PC32 4 |
334 | 88570520 | bellard | #define R_68K_PC16 5 |
335 | 88570520 | bellard | #define R_68K_PC8 6 |
336 | 88570520 | bellard | #define R_68K_GOT32 7 |
337 | 88570520 | bellard | #define R_68K_GOT16 8 |
338 | 88570520 | bellard | #define R_68K_GOT8 9 |
339 | 88570520 | bellard | #define R_68K_GOT32O 10 |
340 | 88570520 | bellard | #define R_68K_GOT16O 11 |
341 | 88570520 | bellard | #define R_68K_GOT8O 12 |
342 | 88570520 | bellard | #define R_68K_PLT32 13 |
343 | 88570520 | bellard | #define R_68K_PLT16 14 |
344 | 88570520 | bellard | #define R_68K_PLT8 15 |
345 | 88570520 | bellard | #define R_68K_PLT32O 16 |
346 | 88570520 | bellard | #define R_68K_PLT16O 17 |
347 | 88570520 | bellard | #define R_68K_PLT8O 18 |
348 | 88570520 | bellard | #define R_68K_COPY 19 |
349 | 88570520 | bellard | #define R_68K_GLOB_DAT 20 |
350 | 88570520 | bellard | #define R_68K_JMP_SLOT 21 |
351 | 88570520 | bellard | #define R_68K_RELATIVE 22 |
352 | 88570520 | bellard | |
353 | 88570520 | bellard | /*
|
354 | 88570520 | bellard | * Alpha ELF relocation types
|
355 | 88570520 | bellard | */
|
356 | 88570520 | bellard | #define R_ALPHA_NONE 0 /* No reloc */ |
357 | 88570520 | bellard | #define R_ALPHA_REFLONG 1 /* Direct 32 bit */ |
358 | 88570520 | bellard | #define R_ALPHA_REFQUAD 2 /* Direct 64 bit */ |
359 | 88570520 | bellard | #define R_ALPHA_GPREL32 3 /* GP relative 32 bit */ |
360 | 88570520 | bellard | #define R_ALPHA_LITERAL 4 /* GP relative 16 bit w/optimization */ |
361 | 88570520 | bellard | #define R_ALPHA_LITUSE 5 /* Optimization hint for LITERAL */ |
362 | 88570520 | bellard | #define R_ALPHA_GPDISP 6 /* Add displacement to GP */ |
363 | 88570520 | bellard | #define R_ALPHA_BRADDR 7 /* PC+4 relative 23 bit shifted */ |
364 | 88570520 | bellard | #define R_ALPHA_HINT 8 /* PC+4 relative 16 bit shifted */ |
365 | 88570520 | bellard | #define R_ALPHA_SREL16 9 /* PC relative 16 bit */ |
366 | 88570520 | bellard | #define R_ALPHA_SREL32 10 /* PC relative 32 bit */ |
367 | 88570520 | bellard | #define R_ALPHA_SREL64 11 /* PC relative 64 bit */ |
368 | 88570520 | bellard | #define R_ALPHA_GPRELHIGH 17 /* GP relative 32 bit, high 16 bits */ |
369 | 88570520 | bellard | #define R_ALPHA_GPRELLOW 18 /* GP relative 32 bit, low 16 bits */ |
370 | 88570520 | bellard | #define R_ALPHA_GPREL16 19 /* GP relative 16 bit */ |
371 | 88570520 | bellard | #define R_ALPHA_COPY 24 /* Copy symbol at runtime */ |
372 | 88570520 | bellard | #define R_ALPHA_GLOB_DAT 25 /* Create GOT entry */ |
373 | 88570520 | bellard | #define R_ALPHA_JMP_SLOT 26 /* Create PLT entry */ |
374 | 88570520 | bellard | #define R_ALPHA_RELATIVE 27 /* Adjust by program base */ |
375 | 88570520 | bellard | #define R_ALPHA_BRSGP 28 |
376 | 88570520 | bellard | #define R_ALPHA_TLSGD 29 |
377 | 88570520 | bellard | #define R_ALPHA_TLS_LDM 30 |
378 | 88570520 | bellard | #define R_ALPHA_DTPMOD64 31 |
379 | 88570520 | bellard | #define R_ALPHA_GOTDTPREL 32 |
380 | 88570520 | bellard | #define R_ALPHA_DTPREL64 33 |
381 | 88570520 | bellard | #define R_ALPHA_DTPRELHI 34 |
382 | 88570520 | bellard | #define R_ALPHA_DTPRELLO 35 |
383 | 88570520 | bellard | #define R_ALPHA_DTPREL16 36 |
384 | 88570520 | bellard | #define R_ALPHA_GOTTPREL 37 |
385 | 88570520 | bellard | #define R_ALPHA_TPREL64 38 |
386 | 88570520 | bellard | #define R_ALPHA_TPRELHI 39 |
387 | 88570520 | bellard | #define R_ALPHA_TPRELLO 40 |
388 | 88570520 | bellard | #define R_ALPHA_TPREL16 41 |
389 | 88570520 | bellard | |
390 | 88570520 | bellard | #define SHF_ALPHA_GPREL 0x10000000 |
391 | 88570520 | bellard | |
392 | 88570520 | bellard | |
393 | 88570520 | bellard | /* PowerPC relocations defined by the ABIs */
|
394 | 88570520 | bellard | #define R_PPC_NONE 0 |
395 | 88570520 | bellard | #define R_PPC_ADDR32 1 /* 32bit absolute address */ |
396 | 88570520 | bellard | #define R_PPC_ADDR24 2 /* 26bit address, 2 bits ignored. */ |
397 | 88570520 | bellard | #define R_PPC_ADDR16 3 /* 16bit absolute address */ |
398 | 88570520 | bellard | #define R_PPC_ADDR16_LO 4 /* lower 16bit of absolute address */ |
399 | 88570520 | bellard | #define R_PPC_ADDR16_HI 5 /* high 16bit of absolute address */ |
400 | 88570520 | bellard | #define R_PPC_ADDR16_HA 6 /* adjusted high 16bit */ |
401 | 88570520 | bellard | #define R_PPC_ADDR14 7 /* 16bit address, 2 bits ignored */ |
402 | 88570520 | bellard | #define R_PPC_ADDR14_BRTAKEN 8 |
403 | 88570520 | bellard | #define R_PPC_ADDR14_BRNTAKEN 9 |
404 | 88570520 | bellard | #define R_PPC_REL24 10 /* PC relative 26 bit */ |
405 | 88570520 | bellard | #define R_PPC_REL14 11 /* PC relative 16 bit */ |
406 | 88570520 | bellard | #define R_PPC_REL14_BRTAKEN 12 |
407 | 88570520 | bellard | #define R_PPC_REL14_BRNTAKEN 13 |
408 | 88570520 | bellard | #define R_PPC_GOT16 14 |
409 | 88570520 | bellard | #define R_PPC_GOT16_LO 15 |
410 | 88570520 | bellard | #define R_PPC_GOT16_HI 16 |
411 | 88570520 | bellard | #define R_PPC_GOT16_HA 17 |
412 | 88570520 | bellard | #define R_PPC_PLTREL24 18 |
413 | 88570520 | bellard | #define R_PPC_COPY 19 |
414 | 88570520 | bellard | #define R_PPC_GLOB_DAT 20 |
415 | 88570520 | bellard | #define R_PPC_JMP_SLOT 21 |
416 | 88570520 | bellard | #define R_PPC_RELATIVE 22 |
417 | 88570520 | bellard | #define R_PPC_LOCAL24PC 23 |
418 | 88570520 | bellard | #define R_PPC_UADDR32 24 |
419 | 88570520 | bellard | #define R_PPC_UADDR16 25 |
420 | 88570520 | bellard | #define R_PPC_REL32 26 |
421 | 88570520 | bellard | #define R_PPC_PLT32 27 |
422 | 88570520 | bellard | #define R_PPC_PLTREL32 28 |
423 | 88570520 | bellard | #define R_PPC_PLT16_LO 29 |
424 | 88570520 | bellard | #define R_PPC_PLT16_HI 30 |
425 | 88570520 | bellard | #define R_PPC_PLT16_HA 31 |
426 | 88570520 | bellard | #define R_PPC_SDAREL16 32 |
427 | 88570520 | bellard | #define R_PPC_SECTOFF 33 |
428 | 88570520 | bellard | #define R_PPC_SECTOFF_LO 34 |
429 | 88570520 | bellard | #define R_PPC_SECTOFF_HI 35 |
430 | 88570520 | bellard | #define R_PPC_SECTOFF_HA 36 |
431 | 88570520 | bellard | /* Keep this the last entry. */
|
432 | 88570520 | bellard | #define R_PPC_NUM 37 |
433 | 88570520 | bellard | |
434 | 88570520 | bellard | /* ARM specific declarations */
|
435 | 88570520 | bellard | |
436 | 88570520 | bellard | /* Processor specific flags for the ELF header e_flags field. */
|
437 | 88570520 | bellard | #define EF_ARM_RELEXEC 0x01 |
438 | 88570520 | bellard | #define EF_ARM_HASENTRY 0x02 |
439 | 88570520 | bellard | #define EF_ARM_INTERWORK 0x04 |
440 | 88570520 | bellard | #define EF_ARM_APCS_26 0x08 |
441 | 88570520 | bellard | #define EF_ARM_APCS_FLOAT 0x10 |
442 | 88570520 | bellard | #define EF_ARM_PIC 0x20 |
443 | 88570520 | bellard | #define EF_ALIGN8 0x40 /* 8-bit structure alignment is in use */ |
444 | 88570520 | bellard | #define EF_NEW_ABI 0x80 |
445 | 88570520 | bellard | #define EF_OLD_ABI 0x100 |
446 | 88570520 | bellard | |
447 | 88570520 | bellard | /* Additional symbol types for Thumb */
|
448 | 88570520 | bellard | #define STT_ARM_TFUNC 0xd |
449 | 88570520 | bellard | |
450 | 88570520 | bellard | /* ARM-specific values for sh_flags */
|
451 | 88570520 | bellard | #define SHF_ARM_ENTRYSECT 0x10000000 /* Section contains an entry point */ |
452 | 88570520 | bellard | #define SHF_ARM_COMDEF 0x80000000 /* Section may be multiply defined |
453 | 88570520 | bellard | in the input to a link step */
|
454 | 88570520 | bellard | |
455 | 88570520 | bellard | /* ARM-specific program header flags */
|
456 | 88570520 | bellard | #define PF_ARM_SB 0x10000000 /* Segment contains the location |
457 | 88570520 | bellard | addressed by the static base */
|
458 | 88570520 | bellard | |
459 | 88570520 | bellard | /* ARM relocs. */
|
460 | 88570520 | bellard | #define R_ARM_NONE 0 /* No reloc */ |
461 | 88570520 | bellard | #define R_ARM_PC24 1 /* PC relative 26 bit branch */ |
462 | 88570520 | bellard | #define R_ARM_ABS32 2 /* Direct 32 bit */ |
463 | 88570520 | bellard | #define R_ARM_REL32 3 /* PC relative 32 bit */ |
464 | 88570520 | bellard | #define R_ARM_PC13 4 |
465 | 88570520 | bellard | #define R_ARM_ABS16 5 /* Direct 16 bit */ |
466 | 88570520 | bellard | #define R_ARM_ABS12 6 /* Direct 12 bit */ |
467 | 88570520 | bellard | #define R_ARM_THM_ABS5 7 |
468 | 88570520 | bellard | #define R_ARM_ABS8 8 /* Direct 8 bit */ |
469 | 88570520 | bellard | #define R_ARM_SBREL32 9 |
470 | 88570520 | bellard | #define R_ARM_THM_PC22 10 |
471 | 88570520 | bellard | #define R_ARM_THM_PC8 11 |
472 | 88570520 | bellard | #define R_ARM_AMP_VCALL9 12 |
473 | 88570520 | bellard | #define R_ARM_SWI24 13 |
474 | 88570520 | bellard | #define R_ARM_THM_SWI8 14 |
475 | 88570520 | bellard | #define R_ARM_XPC25 15 |
476 | 88570520 | bellard | #define R_ARM_THM_XPC22 16 |
477 | 88570520 | bellard | #define R_ARM_COPY 20 /* Copy symbol at runtime */ |
478 | 88570520 | bellard | #define R_ARM_GLOB_DAT 21 /* Create GOT entry */ |
479 | 88570520 | bellard | #define R_ARM_JUMP_SLOT 22 /* Create PLT entry */ |
480 | 88570520 | bellard | #define R_ARM_RELATIVE 23 /* Adjust by program base */ |
481 | 88570520 | bellard | #define R_ARM_GOTOFF 24 /* 32 bit offset to GOT */ |
482 | 88570520 | bellard | #define R_ARM_GOTPC 25 /* 32 bit PC relative offset to GOT */ |
483 | 88570520 | bellard | #define R_ARM_GOT32 26 /* 32 bit GOT entry */ |
484 | 88570520 | bellard | #define R_ARM_PLT32 27 /* 32 bit PLT address */ |
485 | 88570520 | bellard | #define R_ARM_GNU_VTENTRY 100 |
486 | 88570520 | bellard | #define R_ARM_GNU_VTINHERIT 101 |
487 | 88570520 | bellard | #define R_ARM_THM_PC11 102 /* thumb unconditional branch */ |
488 | 88570520 | bellard | #define R_ARM_THM_PC9 103 /* thumb conditional branch */ |
489 | 88570520 | bellard | #define R_ARM_RXPC25 249 |
490 | 88570520 | bellard | #define R_ARM_RSBREL32 250 |
491 | 88570520 | bellard | #define R_ARM_THM_RPC22 251 |
492 | 88570520 | bellard | #define R_ARM_RREL32 252 |
493 | 88570520 | bellard | #define R_ARM_RABS22 253 |
494 | 88570520 | bellard | #define R_ARM_RPC24 254 |
495 | 88570520 | bellard | #define R_ARM_RBASE 255 |
496 | 88570520 | bellard | /* Keep this the last entry. */
|
497 | 88570520 | bellard | #define R_ARM_NUM 256 |
498 | 88570520 | bellard | |
499 | 88570520 | bellard | /* s390 relocations defined by the ABIs */
|
500 | 88570520 | bellard | #define R_390_NONE 0 /* No reloc. */ |
501 | 88570520 | bellard | #define R_390_8 1 /* Direct 8 bit. */ |
502 | 88570520 | bellard | #define R_390_12 2 /* Direct 12 bit. */ |
503 | 88570520 | bellard | #define R_390_16 3 /* Direct 16 bit. */ |
504 | 88570520 | bellard | #define R_390_32 4 /* Direct 32 bit. */ |
505 | 88570520 | bellard | #define R_390_PC32 5 /* PC relative 32 bit. */ |
506 | 88570520 | bellard | #define R_390_GOT12 6 /* 12 bit GOT offset. */ |
507 | 88570520 | bellard | #define R_390_GOT32 7 /* 32 bit GOT offset. */ |
508 | 88570520 | bellard | #define R_390_PLT32 8 /* 32 bit PC relative PLT address. */ |
509 | 88570520 | bellard | #define R_390_COPY 9 /* Copy symbol at runtime. */ |
510 | 88570520 | bellard | #define R_390_GLOB_DAT 10 /* Create GOT entry. */ |
511 | 88570520 | bellard | #define R_390_JMP_SLOT 11 /* Create PLT entry. */ |
512 | 88570520 | bellard | #define R_390_RELATIVE 12 /* Adjust by program base. */ |
513 | 88570520 | bellard | #define R_390_GOTOFF32 13 /* 32 bit offset to GOT. */ |
514 | 88570520 | bellard | #define R_390_GOTPC 14 /* 32 bit PC rel. offset to GOT. */ |
515 | 88570520 | bellard | #define R_390_GOT16 15 /* 16 bit GOT offset. */ |
516 | 88570520 | bellard | #define R_390_PC16 16 /* PC relative 16 bit. */ |
517 | 88570520 | bellard | #define R_390_PC16DBL 17 /* PC relative 16 bit shifted by 1. */ |
518 | 88570520 | bellard | #define R_390_PLT16DBL 18 /* 16 bit PC rel. PLT shifted by 1. */ |
519 | 88570520 | bellard | #define R_390_PC32DBL 19 /* PC relative 32 bit shifted by 1. */ |
520 | 88570520 | bellard | #define R_390_PLT32DBL 20 /* 32 bit PC rel. PLT shifted by 1. */ |
521 | 88570520 | bellard | #define R_390_GOTPCDBL 21 /* 32 bit PC rel. GOT shifted by 1. */ |
522 | 88570520 | bellard | #define R_390_64 22 /* Direct 64 bit. */ |
523 | 88570520 | bellard | #define R_390_PC64 23 /* PC relative 64 bit. */ |
524 | 88570520 | bellard | #define R_390_GOT64 24 /* 64 bit GOT offset. */ |
525 | 88570520 | bellard | #define R_390_PLT64 25 /* 64 bit PC relative PLT address. */ |
526 | 88570520 | bellard | #define R_390_GOTENT 26 /* 32 bit PC rel. to GOT entry >> 1. */ |
527 | 88570520 | bellard | #define R_390_GOTOFF16 27 /* 16 bit offset to GOT. */ |
528 | 88570520 | bellard | #define R_390_GOTOFF64 28 /* 64 bit offset to GOT. */ |
529 | 88570520 | bellard | #define R_390_GOTPLT12 29 /* 12 bit offset to jump slot. */ |
530 | 88570520 | bellard | #define R_390_GOTPLT16 30 /* 16 bit offset to jump slot. */ |
531 | 88570520 | bellard | #define R_390_GOTPLT32 31 /* 32 bit offset to jump slot. */ |
532 | 88570520 | bellard | #define R_390_GOTPLT64 32 /* 64 bit offset to jump slot. */ |
533 | 88570520 | bellard | #define R_390_GOTPLTENT 33 /* 32 bit rel. offset to jump slot. */ |
534 | 88570520 | bellard | #define R_390_PLTOFF16 34 /* 16 bit offset from GOT to PLT. */ |
535 | 88570520 | bellard | #define R_390_PLTOFF32 35 /* 32 bit offset from GOT to PLT. */ |
536 | 88570520 | bellard | #define R_390_PLTOFF64 36 /* 16 bit offset from GOT to PLT. */ |
537 | 88570520 | bellard | #define R_390_TLS_LOAD 37 /* Tag for load insn in TLS code. */ |
538 | 88570520 | bellard | #define R_390_TLS_GDCALL 38 /* Tag for function call in general |
539 | 88570520 | bellard | dynamic TLS code. */
|
540 | 88570520 | bellard | #define R_390_TLS_LDCALL 39 /* Tag for function call in local |
541 | 88570520 | bellard | dynamic TLS code. */
|
542 | 88570520 | bellard | #define R_390_TLS_GD32 40 /* Direct 32 bit for general dynamic |
543 | 88570520 | bellard | thread local data. */
|
544 | 88570520 | bellard | #define R_390_TLS_GD64 41 /* Direct 64 bit for general dynamic |
545 | 88570520 | bellard | thread local data. */
|
546 | 88570520 | bellard | #define R_390_TLS_GOTIE12 42 /* 12 bit GOT offset for static TLS |
547 | 88570520 | bellard | block offset. */
|
548 | 88570520 | bellard | #define R_390_TLS_GOTIE32 43 /* 32 bit GOT offset for static TLS |
549 | 88570520 | bellard | block offset. */
|
550 | 88570520 | bellard | #define R_390_TLS_GOTIE64 44 /* 64 bit GOT offset for static TLS |
551 | 88570520 | bellard | block offset. */
|
552 | 88570520 | bellard | #define R_390_TLS_LDM32 45 /* Direct 32 bit for local dynamic |
553 | 88570520 | bellard | thread local data in LD code. */
|
554 | 88570520 | bellard | #define R_390_TLS_LDM64 46 /* Direct 64 bit for local dynamic |
555 | 88570520 | bellard | thread local data in LD code. */
|
556 | 88570520 | bellard | #define R_390_TLS_IE32 47 /* 32 bit address of GOT entry for |
557 | 88570520 | bellard | negated static TLS block offset. */
|
558 | 88570520 | bellard | #define R_390_TLS_IE64 48 /* 64 bit address of GOT entry for |
559 | 88570520 | bellard | negated static TLS block offset. */
|
560 | 88570520 | bellard | #define R_390_TLS_IEENT 49 /* 32 bit rel. offset to GOT entry for |
561 | 88570520 | bellard | negated static TLS block offset. */
|
562 | 88570520 | bellard | #define R_390_TLS_LE32 50 /* 32 bit negated offset relative to |
563 | 88570520 | bellard | static TLS block. */
|
564 | 88570520 | bellard | #define R_390_TLS_LE64 51 /* 64 bit negated offset relative to |
565 | 88570520 | bellard | static TLS block. */
|
566 | 88570520 | bellard | #define R_390_TLS_LDO32 52 /* 32 bit offset relative to TLS |
567 | 88570520 | bellard | block. */
|
568 | 88570520 | bellard | #define R_390_TLS_LDO64 53 /* 64 bit offset relative to TLS |
569 | 88570520 | bellard | block. */
|
570 | 88570520 | bellard | #define R_390_TLS_DTPMOD 54 /* ID of module containing symbol. */ |
571 | 88570520 | bellard | #define R_390_TLS_DTPOFF 55 /* Offset in TLS block. */ |
572 | 88570520 | bellard | #define R_390_TLS_TPOFF 56 /* Negate offset in static TLS |
573 | 88570520 | bellard | block. */
|
574 | 88570520 | bellard | /* Keep this the last entry. */
|
575 | 88570520 | bellard | #define R_390_NUM 57 |
576 | 88570520 | bellard | |
577 | 88570520 | bellard | /* x86-64 relocation types */
|
578 | 88570520 | bellard | #define R_X86_64_NONE 0 /* No reloc */ |
579 | 88570520 | bellard | #define R_X86_64_64 1 /* Direct 64 bit */ |
580 | 88570520 | bellard | #define R_X86_64_PC32 2 /* PC relative 32 bit signed */ |
581 | 88570520 | bellard | #define R_X86_64_GOT32 3 /* 32 bit GOT entry */ |
582 | 88570520 | bellard | #define R_X86_64_PLT32 4 /* 32 bit PLT address */ |
583 | 88570520 | bellard | #define R_X86_64_COPY 5 /* Copy symbol at runtime */ |
584 | 88570520 | bellard | #define R_X86_64_GLOB_DAT 6 /* Create GOT entry */ |
585 | 88570520 | bellard | #define R_X86_64_JUMP_SLOT 7 /* Create PLT entry */ |
586 | 88570520 | bellard | #define R_X86_64_RELATIVE 8 /* Adjust by program base */ |
587 | 88570520 | bellard | #define R_X86_64_GOTPCREL 9 /* 32 bit signed pc relative |
588 | 88570520 | bellard | offset to GOT */
|
589 | 88570520 | bellard | #define R_X86_64_32 10 /* Direct 32 bit zero extended */ |
590 | 88570520 | bellard | #define R_X86_64_32S 11 /* Direct 32 bit sign extended */ |
591 | 88570520 | bellard | #define R_X86_64_16 12 /* Direct 16 bit zero extended */ |
592 | 88570520 | bellard | #define R_X86_64_PC16 13 /* 16 bit sign extended pc relative */ |
593 | 88570520 | bellard | #define R_X86_64_8 14 /* Direct 8 bit sign extended */ |
594 | 88570520 | bellard | #define R_X86_64_PC8 15 /* 8 bit sign extended pc relative */ |
595 | 88570520 | bellard | |
596 | 88570520 | bellard | #define R_X86_64_NUM 16 |
597 | 88570520 | bellard | |
598 | 88570520 | bellard | /* Legal values for e_flags field of Elf64_Ehdr. */
|
599 | 88570520 | bellard | |
600 | 88570520 | bellard | #define EF_ALPHA_32BIT 1 /* All addresses are below 2GB */ |
601 | 88570520 | bellard | |
602 | 88570520 | bellard | /* HPPA specific definitions. */
|
603 | 88570520 | bellard | |
604 | 88570520 | bellard | /* Legal values for e_flags field of Elf32_Ehdr. */
|
605 | 88570520 | bellard | |
606 | 88570520 | bellard | #define EF_PARISC_TRAPNIL 0x00010000 /* Trap nil pointer dereference. */ |
607 | 88570520 | bellard | #define EF_PARISC_EXT 0x00020000 /* Program uses arch. extensions. */ |
608 | 88570520 | bellard | #define EF_PARISC_LSB 0x00040000 /* Program expects little endian. */ |
609 | 88570520 | bellard | #define EF_PARISC_WIDE 0x00080000 /* Program expects wide mode. */ |
610 | 88570520 | bellard | #define EF_PARISC_NO_KABP 0x00100000 /* No kernel assisted branch |
611 | 88570520 | bellard | prediction. */
|
612 | 88570520 | bellard | #define EF_PARISC_LAZYSWAP 0x00400000 /* Allow lazy swapping. */ |
613 | 88570520 | bellard | #define EF_PARISC_ARCH 0x0000ffff /* Architecture version. */ |
614 | 88570520 | bellard | |
615 | 88570520 | bellard | /* Defined values for `e_flags & EF_PARISC_ARCH' are: */
|
616 | 88570520 | bellard | |
617 | 88570520 | bellard | #define EFA_PARISC_1_0 0x020b /* PA-RISC 1.0 big-endian. */ |
618 | 88570520 | bellard | #define EFA_PARISC_1_1 0x0210 /* PA-RISC 1.1 big-endian. */ |
619 | 88570520 | bellard | #define EFA_PARISC_2_0 0x0214 /* PA-RISC 2.0 big-endian. */ |
620 | 88570520 | bellard | |
621 | 88570520 | bellard | /* Additional section indeces. */
|
622 | 88570520 | bellard | |
623 | 88570520 | bellard | #define SHN_PARISC_ANSI_COMMON 0xff00 /* Section for tenatively declared |
624 | 88570520 | bellard | symbols in ANSI C. */
|
625 | 88570520 | bellard | #define SHN_PARISC_HUGE_COMMON 0xff01 /* Common blocks in huge model. */ |
626 | 88570520 | bellard | |
627 | 88570520 | bellard | /* Legal values for sh_type field of Elf32_Shdr. */
|
628 | 88570520 | bellard | |
629 | 88570520 | bellard | #define SHT_PARISC_EXT 0x70000000 /* Contains product specific ext. */ |
630 | 88570520 | bellard | #define SHT_PARISC_UNWIND 0x70000001 /* Unwind information. */ |
631 | 88570520 | bellard | #define SHT_PARISC_DOC 0x70000002 /* Debug info for optimized code. */ |
632 | 88570520 | bellard | |
633 | 88570520 | bellard | /* Legal values for sh_flags field of Elf32_Shdr. */
|
634 | 88570520 | bellard | |
635 | 88570520 | bellard | #define SHF_PARISC_SHORT 0x20000000 /* Section with short addressing. */ |
636 | 88570520 | bellard | #define SHF_PARISC_HUGE 0x40000000 /* Section far from gp. */ |
637 | 88570520 | bellard | #define SHF_PARISC_SBP 0x80000000 /* Static branch prediction code. */ |
638 | 88570520 | bellard | |
639 | 88570520 | bellard | /* Legal values for ST_TYPE subfield of st_info (symbol type). */
|
640 | 88570520 | bellard | |
641 | 88570520 | bellard | #define STT_PARISC_MILLICODE 13 /* Millicode function entry point. */ |
642 | 88570520 | bellard | |
643 | 88570520 | bellard | #define STT_HP_OPAQUE (STT_LOOS + 0x1) |
644 | 88570520 | bellard | #define STT_HP_STUB (STT_LOOS + 0x2) |
645 | 88570520 | bellard | |
646 | 88570520 | bellard | /* HPPA relocs. */
|
647 | 88570520 | bellard | |
648 | 88570520 | bellard | #define R_PARISC_NONE 0 /* No reloc. */ |
649 | 88570520 | bellard | #define R_PARISC_DIR32 1 /* Direct 32-bit reference. */ |
650 | 88570520 | bellard | #define R_PARISC_DIR21L 2 /* Left 21 bits of eff. address. */ |
651 | 88570520 | bellard | #define R_PARISC_DIR17R 3 /* Right 17 bits of eff. address. */ |
652 | 88570520 | bellard | #define R_PARISC_DIR17F 4 /* 17 bits of eff. address. */ |
653 | 88570520 | bellard | #define R_PARISC_DIR14R 6 /* Right 14 bits of eff. address. */ |
654 | 88570520 | bellard | #define R_PARISC_PCREL32 9 /* 32-bit rel. address. */ |
655 | 88570520 | bellard | #define R_PARISC_PCREL21L 10 /* Left 21 bits of rel. address. */ |
656 | 88570520 | bellard | #define R_PARISC_PCREL17R 11 /* Right 17 bits of rel. address. */ |
657 | 88570520 | bellard | #define R_PARISC_PCREL17F 12 /* 17 bits of rel. address. */ |
658 | 88570520 | bellard | #define R_PARISC_PCREL14R 14 /* Right 14 bits of rel. address. */ |
659 | 88570520 | bellard | #define R_PARISC_DPREL21L 18 /* Left 21 bits of rel. address. */ |
660 | 88570520 | bellard | #define R_PARISC_DPREL14R 22 /* Right 14 bits of rel. address. */ |
661 | 88570520 | bellard | #define R_PARISC_GPREL21L 26 /* GP-relative, left 21 bits. */ |
662 | 88570520 | bellard | #define R_PARISC_GPREL14R 30 /* GP-relative, right 14 bits. */ |
663 | 88570520 | bellard | #define R_PARISC_LTOFF21L 34 /* LT-relative, left 21 bits. */ |
664 | 88570520 | bellard | #define R_PARISC_LTOFF14R 38 /* LT-relative, right 14 bits. */ |
665 | 88570520 | bellard | #define R_PARISC_SECREL32 41 /* 32 bits section rel. address. */ |
666 | 88570520 | bellard | #define R_PARISC_SEGBASE 48 /* No relocation, set segment base. */ |
667 | 88570520 | bellard | #define R_PARISC_SEGREL32 49 /* 32 bits segment rel. address. */ |
668 | 88570520 | bellard | #define R_PARISC_PLTOFF21L 50 /* PLT rel. address, left 21 bits. */ |
669 | 88570520 | bellard | #define R_PARISC_PLTOFF14R 54 /* PLT rel. address, right 14 bits. */ |
670 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR32 57 /* 32 bits LT-rel. function pointer. */ |
671 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR21L 58 /* LT-rel. fct ptr, left 21 bits. */ |
672 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR14R 62 /* LT-rel. fct ptr, right 14 bits. */ |
673 | 88570520 | bellard | #define R_PARISC_FPTR64 64 /* 64 bits function address. */ |
674 | 88570520 | bellard | #define R_PARISC_PLABEL32 65 /* 32 bits function address. */ |
675 | 88570520 | bellard | #define R_PARISC_PCREL64 72 /* 64 bits PC-rel. address. */ |
676 | 88570520 | bellard | #define R_PARISC_PCREL22F 74 /* 22 bits PC-rel. address. */ |
677 | 88570520 | bellard | #define R_PARISC_PCREL14WR 75 /* PC-rel. address, right 14 bits. */ |
678 | 88570520 | bellard | #define R_PARISC_PCREL14DR 76 /* PC rel. address, right 14 bits. */ |
679 | 88570520 | bellard | #define R_PARISC_PCREL16F 77 /* 16 bits PC-rel. address. */ |
680 | 88570520 | bellard | #define R_PARISC_PCREL16WF 78 /* 16 bits PC-rel. address. */ |
681 | 88570520 | bellard | #define R_PARISC_PCREL16DF 79 /* 16 bits PC-rel. address. */ |
682 | 88570520 | bellard | #define R_PARISC_DIR64 80 /* 64 bits of eff. address. */ |
683 | 88570520 | bellard | #define R_PARISC_DIR14WR 83 /* 14 bits of eff. address. */ |
684 | 88570520 | bellard | #define R_PARISC_DIR14DR 84 /* 14 bits of eff. address. */ |
685 | 88570520 | bellard | #define R_PARISC_DIR16F 85 /* 16 bits of eff. address. */ |
686 | 88570520 | bellard | #define R_PARISC_DIR16WF 86 /* 16 bits of eff. address. */ |
687 | 88570520 | bellard | #define R_PARISC_DIR16DF 87 /* 16 bits of eff. address. */ |
688 | 88570520 | bellard | #define R_PARISC_GPREL64 88 /* 64 bits of GP-rel. address. */ |
689 | 88570520 | bellard | #define R_PARISC_GPREL14WR 91 /* GP-rel. address, right 14 bits. */ |
690 | 88570520 | bellard | #define R_PARISC_GPREL14DR 92 /* GP-rel. address, right 14 bits. */ |
691 | 88570520 | bellard | #define R_PARISC_GPREL16F 93 /* 16 bits GP-rel. address. */ |
692 | 88570520 | bellard | #define R_PARISC_GPREL16WF 94 /* 16 bits GP-rel. address. */ |
693 | 88570520 | bellard | #define R_PARISC_GPREL16DF 95 /* 16 bits GP-rel. address. */ |
694 | 88570520 | bellard | #define R_PARISC_LTOFF64 96 /* 64 bits LT-rel. address. */ |
695 | 88570520 | bellard | #define R_PARISC_LTOFF14WR 99 /* LT-rel. address, right 14 bits. */ |
696 | 88570520 | bellard | #define R_PARISC_LTOFF14DR 100 /* LT-rel. address, right 14 bits. */ |
697 | 88570520 | bellard | #define R_PARISC_LTOFF16F 101 /* 16 bits LT-rel. address. */ |
698 | 88570520 | bellard | #define R_PARISC_LTOFF16WF 102 /* 16 bits LT-rel. address. */ |
699 | 88570520 | bellard | #define R_PARISC_LTOFF16DF 103 /* 16 bits LT-rel. address. */ |
700 | 88570520 | bellard | #define R_PARISC_SECREL64 104 /* 64 bits section rel. address. */ |
701 | 88570520 | bellard | #define R_PARISC_SEGREL64 112 /* 64 bits segment rel. address. */ |
702 | 88570520 | bellard | #define R_PARISC_PLTOFF14WR 115 /* PLT-rel. address, right 14 bits. */ |
703 | 88570520 | bellard | #define R_PARISC_PLTOFF14DR 116 /* PLT-rel. address, right 14 bits. */ |
704 | 88570520 | bellard | #define R_PARISC_PLTOFF16F 117 /* 16 bits LT-rel. address. */ |
705 | 88570520 | bellard | #define R_PARISC_PLTOFF16WF 118 /* 16 bits PLT-rel. address. */ |
706 | 88570520 | bellard | #define R_PARISC_PLTOFF16DF 119 /* 16 bits PLT-rel. address. */ |
707 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR64 120 /* 64 bits LT-rel. function ptr. */ |
708 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR14WR 123 /* LT-rel. fct. ptr., right 14 bits. */ |
709 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR14DR 124 /* LT-rel. fct. ptr., right 14 bits. */ |
710 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR16F 125 /* 16 bits LT-rel. function ptr. */ |
711 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR16WF 126 /* 16 bits LT-rel. function ptr. */ |
712 | 88570520 | bellard | #define R_PARISC_LTOFF_FPTR16DF 127 /* 16 bits LT-rel. function ptr. */ |
713 | 88570520 | bellard | #define R_PARISC_LORESERVE 128 |
714 | 88570520 | bellard | #define R_PARISC_COPY 128 /* Copy relocation. */ |
715 | 88570520 | bellard | #define R_PARISC_IPLT 129 /* Dynamic reloc, imported PLT */ |
716 | 88570520 | bellard | #define R_PARISC_EPLT 130 /* Dynamic reloc, exported PLT */ |
717 | 88570520 | bellard | #define R_PARISC_TPREL32 153 /* 32 bits TP-rel. address. */ |
718 | 88570520 | bellard | #define R_PARISC_TPREL21L 154 /* TP-rel. address, left 21 bits. */ |
719 | 88570520 | bellard | #define R_PARISC_TPREL14R 158 /* TP-rel. address, right 14 bits. */ |
720 | 88570520 | bellard | #define R_PARISC_LTOFF_TP21L 162 /* LT-TP-rel. address, left 21 bits. */ |
721 | 88570520 | bellard | #define R_PARISC_LTOFF_TP14R 166 /* LT-TP-rel. address, right 14 bits.*/ |
722 | 88570520 | bellard | #define R_PARISC_LTOFF_TP14F 167 /* 14 bits LT-TP-rel. address. */ |
723 | 88570520 | bellard | #define R_PARISC_TPREL64 216 /* 64 bits TP-rel. address. */ |
724 | 88570520 | bellard | #define R_PARISC_TPREL14WR 219 /* TP-rel. address, right 14 bits. */ |
725 | 88570520 | bellard | #define R_PARISC_TPREL14DR 220 /* TP-rel. address, right 14 bits. */ |
726 | 88570520 | bellard | #define R_PARISC_TPREL16F 221 /* 16 bits TP-rel. address. */ |
727 | 88570520 | bellard | #define R_PARISC_TPREL16WF 222 /* 16 bits TP-rel. address. */ |
728 | 88570520 | bellard | #define R_PARISC_TPREL16DF 223 /* 16 bits TP-rel. address. */ |
729 | 88570520 | bellard | #define R_PARISC_LTOFF_TP64 224 /* 64 bits LT-TP-rel. address. */ |
730 | 88570520 | bellard | #define R_PARISC_LTOFF_TP14WR 227 /* LT-TP-rel. address, right 14 bits.*/ |
731 | 88570520 | bellard | #define R_PARISC_LTOFF_TP14DR 228 /* LT-TP-rel. address, right 14 bits.*/ |
732 | 88570520 | bellard | #define R_PARISC_LTOFF_TP16F 229 /* 16 bits LT-TP-rel. address. */ |
733 | 88570520 | bellard | #define R_PARISC_LTOFF_TP16WF 230 /* 16 bits LT-TP-rel. address. */ |
734 | 88570520 | bellard | #define R_PARISC_LTOFF_TP16DF 231 /* 16 bits LT-TP-rel. address. */ |
735 | 88570520 | bellard | #define R_PARISC_HIRESERVE 255 |
736 | 88570520 | bellard | |
737 | 88570520 | bellard | /* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr. */
|
738 | 88570520 | bellard | |
739 | 88570520 | bellard | #define PT_HP_TLS (PT_LOOS + 0x0) |
740 | 88570520 | bellard | #define PT_HP_CORE_NONE (PT_LOOS + 0x1) |
741 | 88570520 | bellard | #define PT_HP_CORE_VERSION (PT_LOOS + 0x2) |
742 | 88570520 | bellard | #define PT_HP_CORE_KERNEL (PT_LOOS + 0x3) |
743 | 88570520 | bellard | #define PT_HP_CORE_COMM (PT_LOOS + 0x4) |
744 | 88570520 | bellard | #define PT_HP_CORE_PROC (PT_LOOS + 0x5) |
745 | 88570520 | bellard | #define PT_HP_CORE_LOADABLE (PT_LOOS + 0x6) |
746 | 88570520 | bellard | #define PT_HP_CORE_STACK (PT_LOOS + 0x7) |
747 | 88570520 | bellard | #define PT_HP_CORE_SHM (PT_LOOS + 0x8) |
748 | 88570520 | bellard | #define PT_HP_CORE_MMF (PT_LOOS + 0x9) |
749 | 88570520 | bellard | #define PT_HP_PARALLEL (PT_LOOS + 0x10) |
750 | 88570520 | bellard | #define PT_HP_FASTBIND (PT_LOOS + 0x11) |
751 | 88570520 | bellard | #define PT_HP_OPT_ANNOT (PT_LOOS + 0x12) |
752 | 88570520 | bellard | #define PT_HP_HSL_ANNOT (PT_LOOS + 0x13) |
753 | 88570520 | bellard | #define PT_HP_STACK (PT_LOOS + 0x14) |
754 | 88570520 | bellard | |
755 | 88570520 | bellard | #define PT_PARISC_ARCHEXT 0x70000000 |
756 | 88570520 | bellard | #define PT_PARISC_UNWIND 0x70000001 |
757 | 88570520 | bellard | |
758 | 88570520 | bellard | /* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr. */
|
759 | 88570520 | bellard | |
760 | 88570520 | bellard | #define PF_PARISC_SBP 0x08000000 |
761 | 88570520 | bellard | |
762 | 88570520 | bellard | #define PF_HP_PAGE_SIZE 0x00100000 |
763 | 88570520 | bellard | #define PF_HP_FAR_SHARED 0x00200000 |
764 | 88570520 | bellard | #define PF_HP_NEAR_SHARED 0x00400000 |
765 | 88570520 | bellard | #define PF_HP_CODE 0x01000000 |
766 | 88570520 | bellard | #define PF_HP_MODIFY 0x02000000 |
767 | 88570520 | bellard | #define PF_HP_LAZYSWAP 0x04000000 |
768 | 88570520 | bellard | #define PF_HP_SBP 0x08000000 |
769 | 88570520 | bellard | |
770 | 0d330196 | bellard | /* IA-64 specific declarations. */
|
771 | 0d330196 | bellard | |
772 | 0d330196 | bellard | /* Processor specific flags for the Ehdr e_flags field. */
|
773 | 0d330196 | bellard | #define EF_IA_64_MASKOS 0x0000000f /* os-specific flags */ |
774 | 0d330196 | bellard | #define EF_IA_64_ABI64 0x00000010 /* 64-bit ABI */ |
775 | 0d330196 | bellard | #define EF_IA_64_ARCH 0xff000000 /* arch. version mask */ |
776 | 0d330196 | bellard | |
777 | 0d330196 | bellard | /* Processor specific values for the Phdr p_type field. */
|
778 | 0d330196 | bellard | #define PT_IA_64_ARCHEXT (PT_LOPROC + 0) /* arch extension bits */ |
779 | 0d330196 | bellard | #define PT_IA_64_UNWIND (PT_LOPROC + 1) /* ia64 unwind bits */ |
780 | 0d330196 | bellard | |
781 | 0d330196 | bellard | /* Processor specific flags for the Phdr p_flags field. */
|
782 | 0d330196 | bellard | #define PF_IA_64_NORECOV 0x80000000 /* spec insns w/o recovery */ |
783 | 0d330196 | bellard | |
784 | 0d330196 | bellard | /* Processor specific values for the Shdr sh_type field. */
|
785 | 0d330196 | bellard | #define SHT_IA_64_EXT (SHT_LOPROC + 0) /* extension bits */ |
786 | 0d330196 | bellard | #define SHT_IA_64_UNWIND (SHT_LOPROC + 1) /* unwind bits */ |
787 | 0d330196 | bellard | |
788 | 0d330196 | bellard | /* Processor specific flags for the Shdr sh_flags field. */
|
789 | 0d330196 | bellard | #define SHF_IA_64_SHORT 0x10000000 /* section near gp */ |
790 | 0d330196 | bellard | #define SHF_IA_64_NORECOV 0x20000000 /* spec insns w/o recovery */ |
791 | 0d330196 | bellard | |
792 | 0d330196 | bellard | /* Processor specific values for the Dyn d_tag field. */
|
793 | 0d330196 | bellard | #define DT_IA_64_PLT_RESERVE (DT_LOPROC + 0) |
794 | 0d330196 | bellard | #define DT_IA_64_NUM 1 |
795 | 0d330196 | bellard | |
796 | 0d330196 | bellard | /* IA-64 relocations. */
|
797 | 0d330196 | bellard | #define R_IA64_NONE 0x00 /* none */ |
798 | 0d330196 | bellard | #define R_IA64_IMM14 0x21 /* symbol + addend, add imm14 */ |
799 | 0d330196 | bellard | #define R_IA64_IMM22 0x22 /* symbol + addend, add imm22 */ |
800 | 0d330196 | bellard | #define R_IA64_IMM64 0x23 /* symbol + addend, mov imm64 */ |
801 | 0d330196 | bellard | #define R_IA64_DIR32MSB 0x24 /* symbol + addend, data4 MSB */ |
802 | 0d330196 | bellard | #define R_IA64_DIR32LSB 0x25 /* symbol + addend, data4 LSB */ |
803 | 0d330196 | bellard | #define R_IA64_DIR64MSB 0x26 /* symbol + addend, data8 MSB */ |
804 | 0d330196 | bellard | #define R_IA64_DIR64LSB 0x27 /* symbol + addend, data8 LSB */ |
805 | 0d330196 | bellard | #define R_IA64_GPREL22 0x2a /* @gprel(sym + add), add imm22 */ |
806 | 0d330196 | bellard | #define R_IA64_GPREL64I 0x2b /* @gprel(sym + add), mov imm64 */ |
807 | 0d330196 | bellard | #define R_IA64_GPREL32MSB 0x2c /* @gprel(sym + add), data4 MSB */ |
808 | 0d330196 | bellard | #define R_IA64_GPREL32LSB 0x2d /* @gprel(sym + add), data4 LSB */ |
809 | 0d330196 | bellard | #define R_IA64_GPREL64MSB 0x2e /* @gprel(sym + add), data8 MSB */ |
810 | 0d330196 | bellard | #define R_IA64_GPREL64LSB 0x2f /* @gprel(sym + add), data8 LSB */ |
811 | 0d330196 | bellard | #define R_IA64_LTOFF22 0x32 /* @ltoff(sym + add), add imm22 */ |
812 | 0d330196 | bellard | #define R_IA64_LTOFF64I 0x33 /* @ltoff(sym + add), mov imm64 */ |
813 | 0d330196 | bellard | #define R_IA64_PLTOFF22 0x3a /* @pltoff(sym + add), add imm22 */ |
814 | 0d330196 | bellard | #define R_IA64_PLTOFF64I 0x3b /* @pltoff(sym + add), mov imm64 */ |
815 | 0d330196 | bellard | #define R_IA64_PLTOFF64MSB 0x3e /* @pltoff(sym + add), data8 MSB */ |
816 | 0d330196 | bellard | #define R_IA64_PLTOFF64LSB 0x3f /* @pltoff(sym + add), data8 LSB */ |
817 | 0d330196 | bellard | #define R_IA64_FPTR64I 0x43 /* @fptr(sym + add), mov imm64 */ |
818 | 0d330196 | bellard | #define R_IA64_FPTR32MSB 0x44 /* @fptr(sym + add), data4 MSB */ |
819 | 0d330196 | bellard | #define R_IA64_FPTR32LSB 0x45 /* @fptr(sym + add), data4 LSB */ |
820 | 0d330196 | bellard | #define R_IA64_FPTR64MSB 0x46 /* @fptr(sym + add), data8 MSB */ |
821 | 0d330196 | bellard | #define R_IA64_FPTR64LSB 0x47 /* @fptr(sym + add), data8 LSB */ |
822 | 0d330196 | bellard | #define R_IA64_PCREL60B 0x48 /* @pcrel(sym + add), brl */ |
823 | 0d330196 | bellard | #define R_IA64_PCREL21B 0x49 /* @pcrel(sym + add), ptb, call */ |
824 | 0d330196 | bellard | #define R_IA64_PCREL21M 0x4a /* @pcrel(sym + add), chk.s */ |
825 | 0d330196 | bellard | #define R_IA64_PCREL21F 0x4b /* @pcrel(sym + add), fchkf */ |
826 | 0d330196 | bellard | #define R_IA64_PCREL32MSB 0x4c /* @pcrel(sym + add), data4 MSB */ |
827 | 0d330196 | bellard | #define R_IA64_PCREL32LSB 0x4d /* @pcrel(sym + add), data4 LSB */ |
828 | 0d330196 | bellard | #define R_IA64_PCREL64MSB 0x4e /* @pcrel(sym + add), data8 MSB */ |
829 | 0d330196 | bellard | #define R_IA64_PCREL64LSB 0x4f /* @pcrel(sym + add), data8 LSB */ |
830 | 0d330196 | bellard | #define R_IA64_LTOFF_FPTR22 0x52 /* @ltoff(@fptr(s+a)), imm22 */ |
831 | 0d330196 | bellard | #define R_IA64_LTOFF_FPTR64I 0x53 /* @ltoff(@fptr(s+a)), imm64 */ |
832 | 0d330196 | bellard | #define R_IA64_LTOFF_FPTR32MSB 0x54 /* @ltoff(@fptr(s+a)), data4 MSB */ |
833 | 0d330196 | bellard | #define R_IA64_LTOFF_FPTR32LSB 0x55 /* @ltoff(@fptr(s+a)), data4 LSB */ |
834 | 0d330196 | bellard | #define R_IA64_LTOFF_FPTR64MSB 0x56 /* @ltoff(@fptr(s+a)), data8 MSB */ |
835 | 0d330196 | bellard | #define R_IA64_LTOFF_FPTR64LSB 0x57 /* @ltoff(@fptr(s+a)), data8 LSB */ |
836 | 0d330196 | bellard | #define R_IA64_SEGREL32MSB 0x5c /* @segrel(sym + add), data4 MSB */ |
837 | 0d330196 | bellard | #define R_IA64_SEGREL32LSB 0x5d /* @segrel(sym + add), data4 LSB */ |
838 | 0d330196 | bellard | #define R_IA64_SEGREL64MSB 0x5e /* @segrel(sym + add), data8 MSB */ |
839 | 0d330196 | bellard | #define R_IA64_SEGREL64LSB 0x5f /* @segrel(sym + add), data8 LSB */ |
840 | 0d330196 | bellard | #define R_IA64_SECREL32MSB 0x64 /* @secrel(sym + add), data4 MSB */ |
841 | 0d330196 | bellard | #define R_IA64_SECREL32LSB 0x65 /* @secrel(sym + add), data4 LSB */ |
842 | 0d330196 | bellard | #define R_IA64_SECREL64MSB 0x66 /* @secrel(sym + add), data8 MSB */ |
843 | 0d330196 | bellard | #define R_IA64_SECREL64LSB 0x67 /* @secrel(sym + add), data8 LSB */ |
844 | 0d330196 | bellard | #define R_IA64_REL32MSB 0x6c /* data 4 + REL */ |
845 | 0d330196 | bellard | #define R_IA64_REL32LSB 0x6d /* data 4 + REL */ |
846 | 0d330196 | bellard | #define R_IA64_REL64MSB 0x6e /* data 8 + REL */ |
847 | 0d330196 | bellard | #define R_IA64_REL64LSB 0x6f /* data 8 + REL */ |
848 | 0d330196 | bellard | #define R_IA64_LTV32MSB 0x74 /* symbol + addend, data4 MSB */ |
849 | 0d330196 | bellard | #define R_IA64_LTV32LSB 0x75 /* symbol + addend, data4 LSB */ |
850 | 0d330196 | bellard | #define R_IA64_LTV64MSB 0x76 /* symbol + addend, data8 MSB */ |
851 | 0d330196 | bellard | #define R_IA64_LTV64LSB 0x77 /* symbol + addend, data8 LSB */ |
852 | 0d330196 | bellard | #define R_IA64_PCREL21BI 0x79 /* @pcrel(sym + add), 21bit inst */ |
853 | 0d330196 | bellard | #define R_IA64_PCREL22 0x7a /* @pcrel(sym + add), 22bit inst */ |
854 | 0d330196 | bellard | #define R_IA64_PCREL64I 0x7b /* @pcrel(sym + add), 64bit inst */ |
855 | 0d330196 | bellard | #define R_IA64_IPLTMSB 0x80 /* dynamic reloc, imported PLT, MSB */ |
856 | 0d330196 | bellard | #define R_IA64_IPLTLSB 0x81 /* dynamic reloc, imported PLT, LSB */ |
857 | 0d330196 | bellard | #define R_IA64_COPY 0x84 /* copy relocation */ |
858 | 0d330196 | bellard | #define R_IA64_SUB 0x85 /* Addend and symbol difference */ |
859 | 0d330196 | bellard | #define R_IA64_LTOFF22X 0x86 /* LTOFF22, relaxable. */ |
860 | 0d330196 | bellard | #define R_IA64_LDXMOV 0x87 /* Use of LTOFF22X. */ |
861 | 0d330196 | bellard | #define R_IA64_TPREL14 0x91 /* @tprel(sym + add), imm14 */ |
862 | 0d330196 | bellard | #define R_IA64_TPREL22 0x92 /* @tprel(sym + add), imm22 */ |
863 | 0d330196 | bellard | #define R_IA64_TPREL64I 0x93 /* @tprel(sym + add), imm64 */ |
864 | 0d330196 | bellard | #define R_IA64_TPREL64MSB 0x96 /* @tprel(sym + add), data8 MSB */ |
865 | 0d330196 | bellard | #define R_IA64_TPREL64LSB 0x97 /* @tprel(sym + add), data8 LSB */ |
866 | 0d330196 | bellard | #define R_IA64_LTOFF_TPREL22 0x9a /* @ltoff(@tprel(s+a)), imm2 */ |
867 | 0d330196 | bellard | #define R_IA64_DTPMOD64MSB 0xa6 /* @dtpmod(sym + add), data8 MSB */ |
868 | 0d330196 | bellard | #define R_IA64_DTPMOD64LSB 0xa7 /* @dtpmod(sym + add), data8 LSB */ |
869 | 0d330196 | bellard | #define R_IA64_LTOFF_DTPMOD22 0xaa /* @ltoff(@dtpmod(sym + add)), imm22 */ |
870 | 0d330196 | bellard | #define R_IA64_DTPREL14 0xb1 /* @dtprel(sym + add), imm14 */ |
871 | 0d330196 | bellard | #define R_IA64_DTPREL22 0xb2 /* @dtprel(sym + add), imm22 */ |
872 | 0d330196 | bellard | #define R_IA64_DTPREL64I 0xb3 /* @dtprel(sym + add), imm64 */ |
873 | 0d330196 | bellard | #define R_IA64_DTPREL32MSB 0xb4 /* @dtprel(sym + add), data4 MSB */ |
874 | 0d330196 | bellard | #define R_IA64_DTPREL32LSB 0xb5 /* @dtprel(sym + add), data4 LSB */ |
875 | 0d330196 | bellard | #define R_IA64_DTPREL64MSB 0xb6 /* @dtprel(sym + add), data8 MSB */ |
876 | 0d330196 | bellard | #define R_IA64_DTPREL64LSB 0xb7 /* @dtprel(sym + add), data8 LSB */ |
877 | 0d330196 | bellard | #define R_IA64_LTOFF_DTPREL22 0xba /* @ltoff(@dtprel(s+a)), imm22 */ |
878 | 88570520 | bellard | |
879 | 31e31b8a | bellard | typedef struct elf32_rel { |
880 | 31e31b8a | bellard | Elf32_Addr r_offset; |
881 | 31e31b8a | bellard | Elf32_Word r_info; |
882 | 31e31b8a | bellard | } Elf32_Rel; |
883 | 31e31b8a | bellard | |
884 | 31e31b8a | bellard | typedef struct elf64_rel { |
885 | 88570520 | bellard | Elf64_Addr r_offset; /* Location at which to apply the action */
|
886 | 88570520 | bellard | Elf64_Xword r_info; /* index and type of relocation */
|
887 | 31e31b8a | bellard | } Elf64_Rel; |
888 | 31e31b8a | bellard | |
889 | 31e31b8a | bellard | typedef struct elf32_rela{ |
890 | 31e31b8a | bellard | Elf32_Addr r_offset; |
891 | 31e31b8a | bellard | Elf32_Word r_info; |
892 | 31e31b8a | bellard | Elf32_Sword r_addend; |
893 | 31e31b8a | bellard | } Elf32_Rela; |
894 | 31e31b8a | bellard | |
895 | 31e31b8a | bellard | typedef struct elf64_rela { |
896 | 88570520 | bellard | Elf64_Addr r_offset; /* Location at which to apply the action */
|
897 | 88570520 | bellard | Elf64_Xword r_info; /* index and type of relocation */
|
898 | 88570520 | bellard | Elf64_Sxword r_addend; /* Constant addend used to compute value */
|
899 | 31e31b8a | bellard | } Elf64_Rela; |
900 | 31e31b8a | bellard | |
901 | 31e31b8a | bellard | typedef struct elf32_sym{ |
902 | 31e31b8a | bellard | Elf32_Word st_name; |
903 | 31e31b8a | bellard | Elf32_Addr st_value; |
904 | 31e31b8a | bellard | Elf32_Word st_size; |
905 | 31e31b8a | bellard | unsigned char st_info; |
906 | 31e31b8a | bellard | unsigned char st_other; |
907 | 31e31b8a | bellard | Elf32_Half st_shndx; |
908 | 31e31b8a | bellard | } Elf32_Sym; |
909 | 31e31b8a | bellard | |
910 | 31e31b8a | bellard | typedef struct elf64_sym { |
911 | 88570520 | bellard | Elf64_Word st_name; /* Symbol name, index in string tbl */
|
912 | 88570520 | bellard | unsigned char st_info; /* Type and binding attributes */ |
913 | 88570520 | bellard | unsigned char st_other; /* No defined meaning, 0 */ |
914 | 88570520 | bellard | Elf64_Half st_shndx; /* Associated section index */
|
915 | 88570520 | bellard | Elf64_Addr st_value; /* Value of the symbol */
|
916 | 88570520 | bellard | Elf64_Xword st_size; /* Associated symbol size */
|
917 | 31e31b8a | bellard | } Elf64_Sym; |
918 | 31e31b8a | bellard | |
919 | 31e31b8a | bellard | |
920 | 31e31b8a | bellard | #define EI_NIDENT 16 |
921 | 31e31b8a | bellard | |
922 | 31e31b8a | bellard | typedef struct elf32_hdr{ |
923 | 31e31b8a | bellard | unsigned char e_ident[EI_NIDENT]; |
924 | 31e31b8a | bellard | Elf32_Half e_type; |
925 | 31e31b8a | bellard | Elf32_Half e_machine; |
926 | 31e31b8a | bellard | Elf32_Word e_version; |
927 | 31e31b8a | bellard | Elf32_Addr e_entry; /* Entry point */
|
928 | 31e31b8a | bellard | Elf32_Off e_phoff; |
929 | 31e31b8a | bellard | Elf32_Off e_shoff; |
930 | 31e31b8a | bellard | Elf32_Word e_flags; |
931 | 31e31b8a | bellard | Elf32_Half e_ehsize; |
932 | 31e31b8a | bellard | Elf32_Half e_phentsize; |
933 | 31e31b8a | bellard | Elf32_Half e_phnum; |
934 | 31e31b8a | bellard | Elf32_Half e_shentsize; |
935 | 31e31b8a | bellard | Elf32_Half e_shnum; |
936 | 31e31b8a | bellard | Elf32_Half e_shstrndx; |
937 | 31e31b8a | bellard | } Elf32_Ehdr; |
938 | 31e31b8a | bellard | |
939 | 31e31b8a | bellard | typedef struct elf64_hdr { |
940 | 31e31b8a | bellard | unsigned char e_ident[16]; /* ELF "magic number" */ |
941 | 88570520 | bellard | Elf64_Half e_type; |
942 | 88570520 | bellard | Elf64_Half e_machine; |
943 | 88570520 | bellard | Elf64_Word e_version; |
944 | 88570520 | bellard | Elf64_Addr e_entry; /* Entry point virtual address */
|
945 | 88570520 | bellard | Elf64_Off e_phoff; /* Program header table file offset */
|
946 | 88570520 | bellard | Elf64_Off e_shoff; /* Section header table file offset */
|
947 | 88570520 | bellard | Elf64_Word e_flags; |
948 | 88570520 | bellard | Elf64_Half e_ehsize; |
949 | 88570520 | bellard | Elf64_Half e_phentsize; |
950 | 88570520 | bellard | Elf64_Half e_phnum; |
951 | 88570520 | bellard | Elf64_Half e_shentsize; |
952 | 88570520 | bellard | Elf64_Half e_shnum; |
953 | 88570520 | bellard | Elf64_Half e_shstrndx; |
954 | 31e31b8a | bellard | } Elf64_Ehdr; |
955 | 31e31b8a | bellard | |
956 | 31e31b8a | bellard | /* These constants define the permissions on sections in the program
|
957 | 31e31b8a | bellard | header, p_flags. */
|
958 | 31e31b8a | bellard | #define PF_R 0x4 |
959 | 31e31b8a | bellard | #define PF_W 0x2 |
960 | 31e31b8a | bellard | #define PF_X 0x1 |
961 | 31e31b8a | bellard | |
962 | 31e31b8a | bellard | typedef struct elf32_phdr{ |
963 | 31e31b8a | bellard | Elf32_Word p_type; |
964 | 31e31b8a | bellard | Elf32_Off p_offset; |
965 | 31e31b8a | bellard | Elf32_Addr p_vaddr; |
966 | 31e31b8a | bellard | Elf32_Addr p_paddr; |
967 | 31e31b8a | bellard | Elf32_Word p_filesz; |
968 | 31e31b8a | bellard | Elf32_Word p_memsz; |
969 | 31e31b8a | bellard | Elf32_Word p_flags; |
970 | 31e31b8a | bellard | Elf32_Word p_align; |
971 | 31e31b8a | bellard | } Elf32_Phdr; |
972 | 31e31b8a | bellard | |
973 | 31e31b8a | bellard | typedef struct elf64_phdr { |
974 | 88570520 | bellard | Elf64_Word p_type; |
975 | 88570520 | bellard | Elf64_Word p_flags; |
976 | 88570520 | bellard | Elf64_Off p_offset; /* Segment file offset */
|
977 | 88570520 | bellard | Elf64_Addr p_vaddr; /* Segment virtual address */
|
978 | 88570520 | bellard | Elf64_Addr p_paddr; /* Segment physical address */
|
979 | 88570520 | bellard | Elf64_Xword p_filesz; /* Segment size in file */
|
980 | 88570520 | bellard | Elf64_Xword p_memsz; /* Segment size in memory */
|
981 | 88570520 | bellard | Elf64_Xword p_align; /* Segment alignment, file & memory */
|
982 | 31e31b8a | bellard | } Elf64_Phdr; |
983 | 31e31b8a | bellard | |
984 | 31e31b8a | bellard | /* sh_type */
|
985 | 31e31b8a | bellard | #define SHT_NULL 0 |
986 | 31e31b8a | bellard | #define SHT_PROGBITS 1 |
987 | 31e31b8a | bellard | #define SHT_SYMTAB 2 |
988 | 31e31b8a | bellard | #define SHT_STRTAB 3 |
989 | 31e31b8a | bellard | #define SHT_RELA 4 |
990 | 31e31b8a | bellard | #define SHT_HASH 5 |
991 | 31e31b8a | bellard | #define SHT_DYNAMIC 6 |
992 | 31e31b8a | bellard | #define SHT_NOTE 7 |
993 | 31e31b8a | bellard | #define SHT_NOBITS 8 |
994 | 31e31b8a | bellard | #define SHT_REL 9 |
995 | 31e31b8a | bellard | #define SHT_SHLIB 10 |
996 | 31e31b8a | bellard | #define SHT_DYNSYM 11 |
997 | 31e31b8a | bellard | #define SHT_NUM 12 |
998 | 31e31b8a | bellard | #define SHT_LOPROC 0x70000000 |
999 | 31e31b8a | bellard | #define SHT_HIPROC 0x7fffffff |
1000 | 31e31b8a | bellard | #define SHT_LOUSER 0x80000000 |
1001 | 31e31b8a | bellard | #define SHT_HIUSER 0xffffffff |
1002 | 88570520 | bellard | #define SHT_MIPS_LIST 0x70000000 |
1003 | 88570520 | bellard | #define SHT_MIPS_CONFLICT 0x70000002 |
1004 | 88570520 | bellard | #define SHT_MIPS_GPTAB 0x70000003 |
1005 | 88570520 | bellard | #define SHT_MIPS_UCODE 0x70000004 |
1006 | 31e31b8a | bellard | |
1007 | 31e31b8a | bellard | /* sh_flags */
|
1008 | 31e31b8a | bellard | #define SHF_WRITE 0x1 |
1009 | 31e31b8a | bellard | #define SHF_ALLOC 0x2 |
1010 | 31e31b8a | bellard | #define SHF_EXECINSTR 0x4 |
1011 | 31e31b8a | bellard | #define SHF_MASKPROC 0xf0000000 |
1012 | 88570520 | bellard | #define SHF_MIPS_GPREL 0x10000000 |
1013 | 31e31b8a | bellard | |
1014 | 31e31b8a | bellard | /* special section indexes */
|
1015 | 31e31b8a | bellard | #define SHN_UNDEF 0 |
1016 | 31e31b8a | bellard | #define SHN_LORESERVE 0xff00 |
1017 | 31e31b8a | bellard | #define SHN_LOPROC 0xff00 |
1018 | 31e31b8a | bellard | #define SHN_HIPROC 0xff1f |
1019 | 31e31b8a | bellard | #define SHN_ABS 0xfff1 |
1020 | 31e31b8a | bellard | #define SHN_COMMON 0xfff2 |
1021 | 31e31b8a | bellard | #define SHN_HIRESERVE 0xffff |
1022 | 88570520 | bellard | #define SHN_MIPS_ACCOMON 0xff00 |
1023 | 31e31b8a | bellard | |
1024 | 88570520 | bellard | typedef struct elf32_shdr { |
1025 | 31e31b8a | bellard | Elf32_Word sh_name; |
1026 | 31e31b8a | bellard | Elf32_Word sh_type; |
1027 | 31e31b8a | bellard | Elf32_Word sh_flags; |
1028 | 31e31b8a | bellard | Elf32_Addr sh_addr; |
1029 | 31e31b8a | bellard | Elf32_Off sh_offset; |
1030 | 31e31b8a | bellard | Elf32_Word sh_size; |
1031 | 31e31b8a | bellard | Elf32_Word sh_link; |
1032 | 31e31b8a | bellard | Elf32_Word sh_info; |
1033 | 31e31b8a | bellard | Elf32_Word sh_addralign; |
1034 | 31e31b8a | bellard | Elf32_Word sh_entsize; |
1035 | 31e31b8a | bellard | } Elf32_Shdr; |
1036 | 31e31b8a | bellard | |
1037 | 31e31b8a | bellard | typedef struct elf64_shdr { |
1038 | 88570520 | bellard | Elf64_Word sh_name; /* Section name, index in string tbl */
|
1039 | 88570520 | bellard | Elf64_Word sh_type; /* Type of section */
|
1040 | 88570520 | bellard | Elf64_Xword sh_flags; /* Miscellaneous section attributes */
|
1041 | 88570520 | bellard | Elf64_Addr sh_addr; /* Section virtual addr at execution */
|
1042 | 88570520 | bellard | Elf64_Off sh_offset; /* Section file offset */
|
1043 | 88570520 | bellard | Elf64_Xword sh_size; /* Size of section in bytes */
|
1044 | 88570520 | bellard | Elf64_Word sh_link; /* Index of another section */
|
1045 | 88570520 | bellard | Elf64_Word sh_info; /* Additional section information */
|
1046 | 88570520 | bellard | Elf64_Xword sh_addralign; /* Section alignment */
|
1047 | 88570520 | bellard | Elf64_Xword sh_entsize; /* Entry size if section holds table */
|
1048 | 31e31b8a | bellard | } Elf64_Shdr; |
1049 | 31e31b8a | bellard | |
1050 | 31e31b8a | bellard | #define EI_MAG0 0 /* e_ident[] indexes */ |
1051 | 31e31b8a | bellard | #define EI_MAG1 1 |
1052 | 31e31b8a | bellard | #define EI_MAG2 2 |
1053 | 31e31b8a | bellard | #define EI_MAG3 3 |
1054 | 31e31b8a | bellard | #define EI_CLASS 4 |
1055 | 31e31b8a | bellard | #define EI_DATA 5 |
1056 | 31e31b8a | bellard | #define EI_VERSION 6 |
1057 | 31e31b8a | bellard | #define EI_PAD 7 |
1058 | 31e31b8a | bellard | |
1059 | 31e31b8a | bellard | #define ELFMAG0 0x7f /* EI_MAG */ |
1060 | 31e31b8a | bellard | #define ELFMAG1 'E' |
1061 | 31e31b8a | bellard | #define ELFMAG2 'L' |
1062 | 31e31b8a | bellard | #define ELFMAG3 'F' |
1063 | 31e31b8a | bellard | #define ELFMAG "\177ELF" |
1064 | 31e31b8a | bellard | #define SELFMAG 4 |
1065 | 31e31b8a | bellard | |
1066 | 31e31b8a | bellard | #define ELFCLASSNONE 0 /* EI_CLASS */ |
1067 | 31e31b8a | bellard | #define ELFCLASS32 1 |
1068 | 31e31b8a | bellard | #define ELFCLASS64 2 |
1069 | 31e31b8a | bellard | #define ELFCLASSNUM 3 |
1070 | 31e31b8a | bellard | |
1071 | 31e31b8a | bellard | #define ELFDATANONE 0 /* e_ident[EI_DATA] */ |
1072 | 31e31b8a | bellard | #define ELFDATA2LSB 1 |
1073 | 31e31b8a | bellard | #define ELFDATA2MSB 2 |
1074 | 31e31b8a | bellard | |
1075 | 31e31b8a | bellard | #define EV_NONE 0 /* e_version, EI_VERSION */ |
1076 | 31e31b8a | bellard | #define EV_CURRENT 1 |
1077 | 31e31b8a | bellard | #define EV_NUM 2 |
1078 | 31e31b8a | bellard | |
1079 | 31e31b8a | bellard | /* Notes used in ET_CORE */
|
1080 | 31e31b8a | bellard | #define NT_PRSTATUS 1 |
1081 | 31e31b8a | bellard | #define NT_PRFPREG 2 |
1082 | 31e31b8a | bellard | #define NT_PRPSINFO 3 |
1083 | 31e31b8a | bellard | #define NT_TASKSTRUCT 4 |
1084 | 88570520 | bellard | #define NT_PRXFPREG 0x46e62b7f /* copied from gdb5.1/include/elf/common.h */ |
1085 | 88570520 | bellard | |
1086 | 31e31b8a | bellard | |
1087 | 31e31b8a | bellard | /* Note header in a PT_NOTE section */
|
1088 | 31e31b8a | bellard | typedef struct elf32_note { |
1089 | 31e31b8a | bellard | Elf32_Word n_namesz; /* Name size */
|
1090 | 31e31b8a | bellard | Elf32_Word n_descsz; /* Content size */
|
1091 | 31e31b8a | bellard | Elf32_Word n_type; /* Content type */
|
1092 | 31e31b8a | bellard | } Elf32_Nhdr; |
1093 | 31e31b8a | bellard | |
1094 | 31e31b8a | bellard | /* Note header in a PT_NOTE section */
|
1095 | 31e31b8a | bellard | typedef struct elf64_note { |
1096 | 88570520 | bellard | Elf64_Word n_namesz; /* Name size */
|
1097 | 88570520 | bellard | Elf64_Word n_descsz; /* Content size */
|
1098 | 88570520 | bellard | Elf64_Word n_type; /* Content type */
|
1099 | 31e31b8a | bellard | } Elf64_Nhdr; |
1100 | 31e31b8a | bellard | |
1101 | 31e31b8a | bellard | #if ELF_CLASS == ELFCLASS32
|
1102 | 31e31b8a | bellard | |
1103 | 31e31b8a | bellard | #define elfhdr elf32_hdr
|
1104 | 31e31b8a | bellard | #define elf_phdr elf32_phdr
|
1105 | 31e31b8a | bellard | #define elf_note elf32_note
|
1106 | 88570520 | bellard | #define elf_shdr elf32_shdr
|
1107 | 689f936f | bellard | #define elf_sym elf32_sym
|
1108 | 88570520 | bellard | |
1109 | 88570520 | bellard | #ifdef ELF_USES_RELOCA
|
1110 | 88570520 | bellard | # define ELF_RELOC Elf32_Rela
|
1111 | 88570520 | bellard | #else
|
1112 | 88570520 | bellard | # define ELF_RELOC Elf32_Rel
|
1113 | 88570520 | bellard | #endif
|
1114 | 31e31b8a | bellard | |
1115 | 31e31b8a | bellard | #else
|
1116 | 31e31b8a | bellard | |
1117 | 31e31b8a | bellard | #define elfhdr elf64_hdr
|
1118 | 31e31b8a | bellard | #define elf_phdr elf64_phdr
|
1119 | 31e31b8a | bellard | #define elf_note elf64_note
|
1120 | 88570520 | bellard | #define elf_shdr elf64_shdr
|
1121 | 689f936f | bellard | #define elf_sym elf64_sym
|
1122 | 88570520 | bellard | |
1123 | 88570520 | bellard | #ifdef ELF_USES_RELOCA
|
1124 | 88570520 | bellard | # define ELF_RELOC Elf64_Rela
|
1125 | 88570520 | bellard | #else
|
1126 | 88570520 | bellard | # define ELF_RELOC Elf64_Rel
|
1127 | 88570520 | bellard | #endif
|
1128 | 88570520 | bellard | |
1129 | 88570520 | bellard | #endif /* ELF_CLASS */ |
1130 | 31e31b8a | bellard | |
1131 | 88570520 | bellard | #ifndef ElfW
|
1132 | 88570520 | bellard | # if ELF_CLASS == ELFCLASS32
|
1133 | 88570520 | bellard | # define ElfW(x) Elf32_ ## x |
1134 | 88570520 | bellard | # define ELFW(x) ELF32_ ## x |
1135 | 88570520 | bellard | # else
|
1136 | 88570520 | bellard | # define ElfW(x) Elf64_ ## x |
1137 | 88570520 | bellard | # define ELFW(x) ELF64_ ## x |
1138 | 88570520 | bellard | # endif
|
1139 | 31e31b8a | bellard | #endif
|
1140 | 31e31b8a | bellard | |
1141 | 31e31b8a | bellard | |
1142 | 689f936f | bellard | #endif /* _QEMU_ELF_H */ |