root / exec-all.h @ caa88be0
History | View | Annotate | Download (13.5 kB)
1 | d4e8164f | bellard | /*
|
---|---|---|---|
2 | d4e8164f | bellard | * internal execution defines for qemu
|
3 | 5fafdf24 | ths | *
|
4 | d4e8164f | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | d4e8164f | bellard | *
|
6 | d4e8164f | bellard | * This library is free software; you can redistribute it and/or
|
7 | d4e8164f | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | d4e8164f | bellard | * License as published by the Free Software Foundation; either
|
9 | d4e8164f | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | d4e8164f | bellard | *
|
11 | d4e8164f | bellard | * This library is distributed in the hope that it will be useful,
|
12 | d4e8164f | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | d4e8164f | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | d4e8164f | bellard | * Lesser General Public License for more details.
|
15 | d4e8164f | bellard | *
|
16 | d4e8164f | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | d4e8164f | bellard | * License along with this library; if not, write to the Free Software
|
18 | d4e8164f | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | d4e8164f | bellard | */
|
20 | d4e8164f | bellard | |
21 | b346ff46 | bellard | /* allow to see translation results - the slowdown should be negligible, so we leave it */
|
22 | cb7cca1a | aurel32 | #define DEBUG_DISAS
|
23 | b346ff46 | bellard | |
24 | b346ff46 | bellard | /* is_jmp field values */
|
25 | b346ff46 | bellard | #define DISAS_NEXT 0 /* next instruction can be analyzed */ |
26 | b346ff46 | bellard | #define DISAS_JUMP 1 /* only pc was modified dynamically */ |
27 | b346ff46 | bellard | #define DISAS_UPDATE 2 /* cpu state was modified dynamically */ |
28 | b346ff46 | bellard | #define DISAS_TB_JUMP 3 /* only pc was modified statically */ |
29 | b346ff46 | bellard | |
30 | b346ff46 | bellard | struct TranslationBlock;
|
31 | b346ff46 | bellard | |
32 | b346ff46 | bellard | /* XXX: make safe guess about sizes */
|
33 | e83a8673 | edgar_igl | #define MAX_OP_PER_INSTR 64 |
34 | 0115be31 | pbrook | /* A Call op needs up to 6 + 2N parameters (N = number of arguments). */
|
35 | 0115be31 | pbrook | #define MAX_OPC_PARAM 10 |
36 | b346ff46 | bellard | #define OPC_BUF_SIZE 512 |
37 | b346ff46 | bellard | #define OPC_MAX_SIZE (OPC_BUF_SIZE - MAX_OP_PER_INSTR)
|
38 | b346ff46 | bellard | |
39 | a208e54a | pbrook | /* Maximum size a TCG op can expand to. This is complicated because a
|
40 | a208e54a | pbrook | single op may require several host instructions and regirster reloads.
|
41 | a208e54a | pbrook | For now take a wild guess at 128 bytes, which should allow at least
|
42 | a208e54a | pbrook | a couple of fixup instructions per argument. */
|
43 | a208e54a | pbrook | #define TCG_MAX_OP_SIZE 128 |
44 | a208e54a | pbrook | |
45 | 0115be31 | pbrook | #define OPPARAM_BUF_SIZE (OPC_BUF_SIZE * MAX_OPC_PARAM)
|
46 | b346ff46 | bellard | |
47 | c27004ec | bellard | extern target_ulong gen_opc_pc[OPC_BUF_SIZE];
|
48 | c27004ec | bellard | extern target_ulong gen_opc_npc[OPC_BUF_SIZE];
|
49 | 66e85a21 | bellard | extern uint8_t gen_opc_cc_op[OPC_BUF_SIZE];
|
50 | b346ff46 | bellard | extern uint8_t gen_opc_instr_start[OPC_BUF_SIZE];
|
51 | c3278b7b | bellard | extern target_ulong gen_opc_jump_pc[2]; |
52 | 30d6cb84 | bellard | extern uint32_t gen_opc_hflags[OPC_BUF_SIZE];
|
53 | b346ff46 | bellard | |
54 | 9886cc16 | bellard | typedef void (GenOpFunc)(void); |
55 | 9886cc16 | bellard | typedef void (GenOpFunc1)(long); |
56 | 9886cc16 | bellard | typedef void (GenOpFunc2)(long, long); |
57 | 9886cc16 | bellard | typedef void (GenOpFunc3)(long, long, long); |
58 | 3b46e624 | ths | |
59 | b346ff46 | bellard | extern FILE *logfile;
|
60 | b346ff46 | bellard | extern int loglevel; |
61 | b346ff46 | bellard | |
62 | 4c3a88a2 | bellard | int gen_intermediate_code(CPUState *env, struct TranslationBlock *tb); |
63 | 4c3a88a2 | bellard | int gen_intermediate_code_pc(CPUState *env, struct TranslationBlock *tb); |
64 | d2856f1a | aurel32 | void gen_pc_load(CPUState *env, struct TranslationBlock *tb, |
65 | d2856f1a | aurel32 | unsigned long searched_pc, int pc_pos, void *puc); |
66 | d2856f1a | aurel32 | |
67 | d07bde88 | blueswir1 | unsigned long code_gen_max_block_size(void); |
68 | 57fec1fe | bellard | void cpu_gen_init(void); |
69 | 4c3a88a2 | bellard | int cpu_gen_code(CPUState *env, struct TranslationBlock *tb, |
70 | d07bde88 | blueswir1 | int *gen_code_size_ptr);
|
71 | 5fafdf24 | ths | int cpu_restore_state(struct TranslationBlock *tb, |
72 | 58fe2f10 | bellard | CPUState *env, unsigned long searched_pc, |
73 | 58fe2f10 | bellard | void *puc);
|
74 | 5fafdf24 | ths | int cpu_restore_state_copy(struct TranslationBlock *tb, |
75 | 58fe2f10 | bellard | CPUState *env, unsigned long searched_pc, |
76 | 58fe2f10 | bellard | void *puc);
|
77 | 2e12669a | bellard | void cpu_resume_from_signal(CPUState *env1, void *puc); |
78 | 6a00d601 | bellard | void cpu_exec_init(CPUState *env);
|
79 | 53a5960a | pbrook | int page_unprotect(target_ulong address, unsigned long pc, void *puc); |
80 | 00f82b8a | aurel32 | void tb_invalidate_phys_page_range(target_phys_addr_t start, target_phys_addr_t end,
|
81 | 2e12669a | bellard | int is_cpu_write_access);
|
82 | 4390df51 | bellard | void tb_invalidate_page_range(target_ulong start, target_ulong end);
|
83 | 2e12669a | bellard | void tlb_flush_page(CPUState *env, target_ulong addr);
|
84 | ee8b7021 | bellard | void tlb_flush(CPUState *env, int flush_global); |
85 | 5fafdf24 | ths | int tlb_set_page_exec(CPUState *env, target_ulong vaddr,
|
86 | 5fafdf24 | ths | target_phys_addr_t paddr, int prot,
|
87 | 6ebbf390 | j_mayer | int mmu_idx, int is_softmmu); |
88 | 4d7a0880 | blueswir1 | static inline int tlb_set_page(CPUState *env1, target_ulong vaddr, |
89 | 5fafdf24 | ths | target_phys_addr_t paddr, int prot,
|
90 | 6ebbf390 | j_mayer | int mmu_idx, int is_softmmu) |
91 | 84b7b8e7 | bellard | { |
92 | 84b7b8e7 | bellard | if (prot & PAGE_READ)
|
93 | 84b7b8e7 | bellard | prot |= PAGE_EXEC; |
94 | 4d7a0880 | blueswir1 | return tlb_set_page_exec(env1, vaddr, paddr, prot, mmu_idx, is_softmmu);
|
95 | 84b7b8e7 | bellard | } |
96 | d4e8164f | bellard | |
97 | d4e8164f | bellard | #define CODE_GEN_ALIGN 16 /* must be >= of the size of a icache line */ |
98 | d4e8164f | bellard | |
99 | 4390df51 | bellard | #define CODE_GEN_PHYS_HASH_BITS 15 |
100 | 4390df51 | bellard | #define CODE_GEN_PHYS_HASH_SIZE (1 << CODE_GEN_PHYS_HASH_BITS) |
101 | 4390df51 | bellard | |
102 | 26a5f13b | bellard | #define MIN_CODE_GEN_BUFFER_SIZE (1024 * 1024) |
103 | d4e8164f | bellard | |
104 | 4390df51 | bellard | /* estimated block size for TB allocation */
|
105 | 4390df51 | bellard | /* XXX: use a per code average code fragment size and modulate it
|
106 | 4390df51 | bellard | according to the host CPU */
|
107 | 4390df51 | bellard | #if defined(CONFIG_SOFTMMU)
|
108 | 4390df51 | bellard | #define CODE_GEN_AVG_BLOCK_SIZE 128 |
109 | 4390df51 | bellard | #else
|
110 | 4390df51 | bellard | #define CODE_GEN_AVG_BLOCK_SIZE 64 |
111 | 4390df51 | bellard | #endif
|
112 | 4390df51 | bellard | |
113 | 811d4cf4 | balrog | #if defined(__powerpc__) || defined(__x86_64__) || defined(__arm__)
|
114 | 4390df51 | bellard | #define USE_DIRECT_JUMP
|
115 | 4390df51 | bellard | #endif
|
116 | 67b915a5 | bellard | #if defined(__i386__) && !defined(_WIN32)
|
117 | d4e8164f | bellard | #define USE_DIRECT_JUMP
|
118 | d4e8164f | bellard | #endif
|
119 | d4e8164f | bellard | |
120 | d4e8164f | bellard | typedef struct TranslationBlock { |
121 | 2e12669a | bellard | target_ulong pc; /* simulated PC corresponding to this block (EIP + CS base) */
|
122 | 2e12669a | bellard | target_ulong cs_base; /* CS base for this block */
|
123 | c068688b | j_mayer | uint64_t flags; /* flags defining in which context the code was generated */
|
124 | d4e8164f | bellard | uint16_t size; /* size of target code for this block (1 <=
|
125 | d4e8164f | bellard | size <= TARGET_PAGE_SIZE) */
|
126 | 58fe2f10 | bellard | uint16_t cflags; /* compile flags */
|
127 | bf088061 | bellard | #define CF_TB_FP_USED 0x0002 /* fp ops are used in the TB */ |
128 | bf088061 | bellard | #define CF_FP_USED 0x0004 /* fp ops are used in the TB or in a chained TB */ |
129 | 2e12669a | bellard | #define CF_SINGLE_INSN 0x0008 /* compile only a single instruction */ |
130 | 58fe2f10 | bellard | |
131 | d4e8164f | bellard | uint8_t *tc_ptr; /* pointer to the translated code */
|
132 | 4390df51 | bellard | /* next matching tb for physical address. */
|
133 | 5fafdf24 | ths | struct TranslationBlock *phys_hash_next;
|
134 | 4390df51 | bellard | /* first and second physical page containing code. The lower bit
|
135 | 4390df51 | bellard | of the pointer tells the index in page_next[] */
|
136 | 5fafdf24 | ths | struct TranslationBlock *page_next[2]; |
137 | 5fafdf24 | ths | target_ulong page_addr[2];
|
138 | 4390df51 | bellard | |
139 | d4e8164f | bellard | /* the following data are used to directly call another TB from
|
140 | d4e8164f | bellard | the code of this one. */
|
141 | d4e8164f | bellard | uint16_t tb_next_offset[2]; /* offset of original jump target */ |
142 | d4e8164f | bellard | #ifdef USE_DIRECT_JUMP
|
143 | 4cbb86e1 | bellard | uint16_t tb_jmp_offset[4]; /* offset of jump instruction */ |
144 | d4e8164f | bellard | #else
|
145 | 57fec1fe | bellard | unsigned long tb_next[2]; /* address of jump generated code */ |
146 | d4e8164f | bellard | #endif
|
147 | d4e8164f | bellard | /* list of TBs jumping to this one. This is a circular list using
|
148 | d4e8164f | bellard | the two least significant bits of the pointers to tell what is
|
149 | d4e8164f | bellard | the next pointer: 0 = jmp_next[0], 1 = jmp_next[1], 2 =
|
150 | d4e8164f | bellard | jmp_first */
|
151 | 5fafdf24 | ths | struct TranslationBlock *jmp_next[2]; |
152 | d4e8164f | bellard | struct TranslationBlock *jmp_first;
|
153 | d4e8164f | bellard | } TranslationBlock; |
154 | d4e8164f | bellard | |
155 | b362e5e0 | pbrook | static inline unsigned int tb_jmp_cache_hash_page(target_ulong pc) |
156 | b362e5e0 | pbrook | { |
157 | b362e5e0 | pbrook | target_ulong tmp; |
158 | b362e5e0 | pbrook | tmp = pc ^ (pc >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)); |
159 | b5e19d4c | edgar_igl | return (tmp >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)) & TB_JMP_PAGE_MASK;
|
160 | b362e5e0 | pbrook | } |
161 | b362e5e0 | pbrook | |
162 | 8a40a180 | bellard | static inline unsigned int tb_jmp_cache_hash_func(target_ulong pc) |
163 | d4e8164f | bellard | { |
164 | b362e5e0 | pbrook | target_ulong tmp; |
165 | b362e5e0 | pbrook | tmp = pc ^ (pc >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)); |
166 | b5e19d4c | edgar_igl | return (((tmp >> (TARGET_PAGE_BITS - TB_JMP_PAGE_BITS)) & TB_JMP_PAGE_MASK)
|
167 | b5e19d4c | edgar_igl | | (tmp & TB_JMP_ADDR_MASK)); |
168 | d4e8164f | bellard | } |
169 | d4e8164f | bellard | |
170 | 4390df51 | bellard | static inline unsigned int tb_phys_hash_func(unsigned long pc) |
171 | 4390df51 | bellard | { |
172 | 4390df51 | bellard | return pc & (CODE_GEN_PHYS_HASH_SIZE - 1); |
173 | 4390df51 | bellard | } |
174 | 4390df51 | bellard | |
175 | c27004ec | bellard | TranslationBlock *tb_alloc(target_ulong pc); |
176 | 0124311e | bellard | void tb_flush(CPUState *env);
|
177 | 5fafdf24 | ths | void tb_link_phys(TranslationBlock *tb,
|
178 | 4390df51 | bellard | target_ulong phys_pc, target_ulong phys_page2); |
179 | d4e8164f | bellard | |
180 | 4390df51 | bellard | extern TranslationBlock *tb_phys_hash[CODE_GEN_PHYS_HASH_SIZE];
|
181 | d4e8164f | bellard | extern uint8_t *code_gen_ptr;
|
182 | 26a5f13b | bellard | extern int code_gen_max_blocks; |
183 | d4e8164f | bellard | |
184 | 4390df51 | bellard | #if defined(USE_DIRECT_JUMP)
|
185 | 4390df51 | bellard | |
186 | 4390df51 | bellard | #if defined(__powerpc__)
|
187 | 0a878c47 | malc | static inline void flush_icache_range(unsigned long start, unsigned long stop); |
188 | 4cbb86e1 | bellard | static inline void tb_set_jmp_target1(unsigned long jmp_addr, unsigned long addr) |
189 | d4e8164f | bellard | { |
190 | 0a878c47 | malc | /* This must be in concord with INDEX_op_goto_tb inside tcg_out_op */
|
191 | 0a878c47 | malc | uint32_t *ptr; |
192 | 932a6909 | bellard | long disp = addr - jmp_addr;
|
193 | 0a878c47 | malc | unsigned long patch_size; |
194 | d4e8164f | bellard | |
195 | 4cbb86e1 | bellard | ptr = (uint32_t *)jmp_addr; |
196 | 932a6909 | bellard | |
197 | 932a6909 | bellard | if ((disp << 6) >> 6 != disp) { |
198 | 0a878c47 | malc | ptr[0] = 0x3c000000 | (addr >> 16); /* lis 0,addr@ha */ |
199 | 0a878c47 | malc | ptr[1] = 0x60000000 | (addr & 0xffff); /* la 0,addr@l(0) */ |
200 | 0a878c47 | malc | ptr[2] = 0x7c0903a6; /* mtctr 0 */ |
201 | 0a878c47 | malc | ptr[3] = 0x4e800420; /* brctr */ |
202 | 0a878c47 | malc | patch_size = 16;
|
203 | 932a6909 | bellard | } else {
|
204 | 932a6909 | bellard | /* patch the branch destination */
|
205 | 0a878c47 | malc | if (disp != 16) { |
206 | 0a878c47 | malc | *ptr = 0x48000000 | (disp & 0x03fffffc); /* b disp */ |
207 | 0a878c47 | malc | patch_size = 4;
|
208 | 0a878c47 | malc | } else {
|
209 | 0a878c47 | malc | ptr[0] = 0x60000000; /* nop */ |
210 | 0a878c47 | malc | ptr[1] = 0x60000000; |
211 | 0a878c47 | malc | ptr[2] = 0x60000000; |
212 | 0a878c47 | malc | ptr[3] = 0x60000000; |
213 | 0a878c47 | malc | patch_size = 16;
|
214 | 0a878c47 | malc | } |
215 | 932a6909 | bellard | } |
216 | d4e8164f | bellard | /* flush icache */
|
217 | 0a878c47 | malc | flush_icache_range(jmp_addr, jmp_addr + patch_size); |
218 | d4e8164f | bellard | } |
219 | 57fec1fe | bellard | #elif defined(__i386__) || defined(__x86_64__)
|
220 | 4390df51 | bellard | static inline void tb_set_jmp_target1(unsigned long jmp_addr, unsigned long addr) |
221 | 4390df51 | bellard | { |
222 | 4390df51 | bellard | /* patch the branch destination */
|
223 | 4390df51 | bellard | *(uint32_t *)jmp_addr = addr - (jmp_addr + 4);
|
224 | 1235fc06 | ths | /* no need to flush icache explicitly */
|
225 | 4390df51 | bellard | } |
226 | 811d4cf4 | balrog | #elif defined(__arm__)
|
227 | 811d4cf4 | balrog | static inline void tb_set_jmp_target1(unsigned long jmp_addr, unsigned long addr) |
228 | 811d4cf4 | balrog | { |
229 | 811d4cf4 | balrog | register unsigned long _beg __asm ("a1"); |
230 | 811d4cf4 | balrog | register unsigned long _end __asm ("a2"); |
231 | 811d4cf4 | balrog | register unsigned long _flg __asm ("a3"); |
232 | 811d4cf4 | balrog | |
233 | 811d4cf4 | balrog | /* we could use a ldr pc, [pc, #-4] kind of branch and avoid the flush */
|
234 | 811d4cf4 | balrog | *(uint32_t *)jmp_addr |= ((addr - (jmp_addr + 8)) >> 2) & 0xffffff; |
235 | 811d4cf4 | balrog | |
236 | 811d4cf4 | balrog | /* flush icache */
|
237 | 811d4cf4 | balrog | _beg = jmp_addr; |
238 | 811d4cf4 | balrog | _end = jmp_addr + 4;
|
239 | 811d4cf4 | balrog | _flg = 0;
|
240 | 811d4cf4 | balrog | __asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg)); |
241 | 811d4cf4 | balrog | } |
242 | 4390df51 | bellard | #endif
|
243 | d4e8164f | bellard | |
244 | 5fafdf24 | ths | static inline void tb_set_jmp_target(TranslationBlock *tb, |
245 | 4cbb86e1 | bellard | int n, unsigned long addr) |
246 | 4cbb86e1 | bellard | { |
247 | 4cbb86e1 | bellard | unsigned long offset; |
248 | 4cbb86e1 | bellard | |
249 | 4cbb86e1 | bellard | offset = tb->tb_jmp_offset[n]; |
250 | 4cbb86e1 | bellard | tb_set_jmp_target1((unsigned long)(tb->tc_ptr + offset), addr); |
251 | 4cbb86e1 | bellard | offset = tb->tb_jmp_offset[n + 2];
|
252 | 4cbb86e1 | bellard | if (offset != 0xffff) |
253 | 4cbb86e1 | bellard | tb_set_jmp_target1((unsigned long)(tb->tc_ptr + offset), addr); |
254 | 4cbb86e1 | bellard | } |
255 | 4cbb86e1 | bellard | |
256 | d4e8164f | bellard | #else
|
257 | d4e8164f | bellard | |
258 | d4e8164f | bellard | /* set the jump target */
|
259 | 5fafdf24 | ths | static inline void tb_set_jmp_target(TranslationBlock *tb, |
260 | d4e8164f | bellard | int n, unsigned long addr) |
261 | d4e8164f | bellard | { |
262 | 95f7652d | bellard | tb->tb_next[n] = addr; |
263 | d4e8164f | bellard | } |
264 | d4e8164f | bellard | |
265 | d4e8164f | bellard | #endif
|
266 | d4e8164f | bellard | |
267 | 5fafdf24 | ths | static inline void tb_add_jump(TranslationBlock *tb, int n, |
268 | d4e8164f | bellard | TranslationBlock *tb_next) |
269 | d4e8164f | bellard | { |
270 | cf25629d | bellard | /* NOTE: this test is only needed for thread safety */
|
271 | cf25629d | bellard | if (!tb->jmp_next[n]) {
|
272 | cf25629d | bellard | /* patch the native jump address */
|
273 | cf25629d | bellard | tb_set_jmp_target(tb, n, (unsigned long)tb_next->tc_ptr); |
274 | 3b46e624 | ths | |
275 | cf25629d | bellard | /* add in TB jmp circular list */
|
276 | cf25629d | bellard | tb->jmp_next[n] = tb_next->jmp_first; |
277 | cf25629d | bellard | tb_next->jmp_first = (TranslationBlock *)((long)(tb) | (n));
|
278 | cf25629d | bellard | } |
279 | d4e8164f | bellard | } |
280 | d4e8164f | bellard | |
281 | a513fe19 | bellard | TranslationBlock *tb_find_pc(unsigned long pc_ptr); |
282 | a513fe19 | bellard | |
283 | d4e8164f | bellard | #ifndef offsetof
|
284 | d4e8164f | bellard | #define offsetof(type, field) ((size_t) &((type *)0)->field) |
285 | d4e8164f | bellard | #endif
|
286 | d4e8164f | bellard | |
287 | d549f7d9 | bellard | #if defined(_WIN32)
|
288 | d549f7d9 | bellard | #define ASM_DATA_SECTION ".section \".data\"\n" |
289 | d549f7d9 | bellard | #define ASM_PREVIOUS_SECTION ".section .text\n" |
290 | d549f7d9 | bellard | #elif defined(__APPLE__)
|
291 | d549f7d9 | bellard | #define ASM_DATA_SECTION ".data\n" |
292 | d549f7d9 | bellard | #define ASM_PREVIOUS_SECTION ".text\n" |
293 | d549f7d9 | bellard | #else
|
294 | d549f7d9 | bellard | #define ASM_DATA_SECTION ".section \".data\"\n" |
295 | d549f7d9 | bellard | #define ASM_PREVIOUS_SECTION ".previous\n" |
296 | d549f7d9 | bellard | #endif
|
297 | d549f7d9 | bellard | |
298 | 75913b72 | bellard | #define ASM_OP_LABEL_NAME(n, opname) \
|
299 | 75913b72 | bellard | ASM_NAME(__op_label) #n "." ASM_NAME(opname) |
300 | 75913b72 | bellard | |
301 | 33417e70 | bellard | extern CPUWriteMemoryFunc *io_mem_write[IO_MEM_NB_ENTRIES][4]; |
302 | 33417e70 | bellard | extern CPUReadMemoryFunc *io_mem_read[IO_MEM_NB_ENTRIES][4]; |
303 | a4193c8a | bellard | extern void *io_mem_opaque[IO_MEM_NB_ENTRIES]; |
304 | 33417e70 | bellard | |
305 | d5975363 | pbrook | #include "qemu-lock.h" |
306 | d4e8164f | bellard | |
307 | d4e8164f | bellard | extern spinlock_t tb_lock;
|
308 | d4e8164f | bellard | |
309 | 36bdbe54 | bellard | extern int tb_invalidated_flag; |
310 | 6e59c1db | bellard | |
311 | e95c8d51 | bellard | #if !defined(CONFIG_USER_ONLY)
|
312 | 6e59c1db | bellard | |
313 | 6ebbf390 | j_mayer | void tlb_fill(target_ulong addr, int is_write, int mmu_idx, |
314 | 6e59c1db | bellard | void *retaddr);
|
315 | 6e59c1db | bellard | |
316 | 6ebbf390 | j_mayer | #define ACCESS_TYPE (NB_MMU_MODES + 1) |
317 | 6e59c1db | bellard | #define MEMSUFFIX _code
|
318 | 6e59c1db | bellard | #define env cpu_single_env
|
319 | 6e59c1db | bellard | |
320 | 6e59c1db | bellard | #define DATA_SIZE 1 |
321 | 6e59c1db | bellard | #include "softmmu_header.h" |
322 | 6e59c1db | bellard | |
323 | 6e59c1db | bellard | #define DATA_SIZE 2 |
324 | 6e59c1db | bellard | #include "softmmu_header.h" |
325 | 6e59c1db | bellard | |
326 | 6e59c1db | bellard | #define DATA_SIZE 4 |
327 | 6e59c1db | bellard | #include "softmmu_header.h" |
328 | 6e59c1db | bellard | |
329 | c27004ec | bellard | #define DATA_SIZE 8 |
330 | c27004ec | bellard | #include "softmmu_header.h" |
331 | c27004ec | bellard | |
332 | 6e59c1db | bellard | #undef ACCESS_TYPE
|
333 | 6e59c1db | bellard | #undef MEMSUFFIX
|
334 | 6e59c1db | bellard | #undef env
|
335 | 6e59c1db | bellard | |
336 | 6e59c1db | bellard | #endif
|
337 | 4390df51 | bellard | |
338 | 4390df51 | bellard | #if defined(CONFIG_USER_ONLY)
|
339 | 4d7a0880 | blueswir1 | static inline target_ulong get_phys_addr_code(CPUState *env1, target_ulong addr) |
340 | 4390df51 | bellard | { |
341 | 4390df51 | bellard | return addr;
|
342 | 4390df51 | bellard | } |
343 | 4390df51 | bellard | #else
|
344 | 4390df51 | bellard | /* NOTE: this function can trigger an exception */
|
345 | 1ccde1cb | bellard | /* NOTE2: the returned address is not exactly the physical address: it
|
346 | 1ccde1cb | bellard | is the offset relative to phys_ram_base */
|
347 | 4d7a0880 | blueswir1 | static inline target_ulong get_phys_addr_code(CPUState *env1, target_ulong addr) |
348 | 4390df51 | bellard | { |
349 | 4d7a0880 | blueswir1 | int mmu_idx, page_index, pd;
|
350 | 4390df51 | bellard | |
351 | 4d7a0880 | blueswir1 | page_index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
352 | 4d7a0880 | blueswir1 | mmu_idx = cpu_mmu_index(env1); |
353 | 4d7a0880 | blueswir1 | if (__builtin_expect(env1->tlb_table[mmu_idx][page_index].addr_code !=
|
354 | 4390df51 | bellard | (addr & TARGET_PAGE_MASK), 0)) {
|
355 | c27004ec | bellard | ldub_code(addr); |
356 | c27004ec | bellard | } |
357 | 4d7a0880 | blueswir1 | pd = env1->tlb_table[mmu_idx][page_index].addr_code & ~TARGET_PAGE_MASK; |
358 | 2a4188a3 | bellard | if (pd > IO_MEM_ROM && !(pd & IO_MEM_ROMD)) {
|
359 | 647de6ca | ths | #if defined(TARGET_SPARC) || defined(TARGET_MIPS)
|
360 | 6c36d3fa | blueswir1 | do_unassigned_access(addr, 0, 1, 0); |
361 | 6c36d3fa | blueswir1 | #else
|
362 | 4d7a0880 | blueswir1 | cpu_abort(env1, "Trying to execute code outside RAM or ROM at 0x" TARGET_FMT_lx "\n", addr); |
363 | 6c36d3fa | blueswir1 | #endif
|
364 | 4390df51 | bellard | } |
365 | 4d7a0880 | blueswir1 | return addr + env1->tlb_table[mmu_idx][page_index].addend - (unsigned long)phys_ram_base; |
366 | 4390df51 | bellard | } |
367 | 4390df51 | bellard | #endif
|
368 | 9df217a3 | bellard | |
369 | 9df217a3 | bellard | #ifdef USE_KQEMU
|
370 | f32fc648 | bellard | #define KQEMU_MODIFY_PAGE_MASK (0xff & ~(VGA_DIRTY_FLAG | CODE_DIRTY_FLAG)) |
371 | f32fc648 | bellard | |
372 | da260249 | bellard | #define MSR_QPI_COMMBASE 0xfabe0010 |
373 | da260249 | bellard | |
374 | 9df217a3 | bellard | int kqemu_init(CPUState *env);
|
375 | 9df217a3 | bellard | int kqemu_cpu_exec(CPUState *env);
|
376 | 9df217a3 | bellard | void kqemu_flush_page(CPUState *env, target_ulong addr);
|
377 | 9df217a3 | bellard | void kqemu_flush(CPUState *env, int global); |
378 | 4b7df22f | bellard | void kqemu_set_notdirty(CPUState *env, ram_addr_t ram_addr);
|
379 | f32fc648 | bellard | void kqemu_modify_page(CPUState *env, ram_addr_t ram_addr);
|
380 | da260249 | bellard | void kqemu_set_phys_mem(uint64_t start_addr, ram_addr_t size,
|
381 | da260249 | bellard | ram_addr_t phys_offset); |
382 | a332e112 | bellard | void kqemu_cpu_interrupt(CPUState *env);
|
383 | f32fc648 | bellard | void kqemu_record_dump(void); |
384 | 9df217a3 | bellard | |
385 | da260249 | bellard | extern uint32_t kqemu_comm_base;
|
386 | da260249 | bellard | |
387 | 9df217a3 | bellard | static inline int kqemu_is_ok(CPUState *env) |
388 | 9df217a3 | bellard | { |
389 | 9df217a3 | bellard | return(env->kqemu_enabled &&
|
390 | 5fafdf24 | ths | (env->cr[0] & CR0_PE_MASK) &&
|
391 | f32fc648 | bellard | !(env->hflags & HF_INHIBIT_IRQ_MASK) && |
392 | 9df217a3 | bellard | (env->eflags & IF_MASK) && |
393 | f32fc648 | bellard | !(env->eflags & VM_MASK) && |
394 | 5fafdf24 | ths | (env->kqemu_enabled == 2 ||
|
395 | f32fc648 | bellard | ((env->hflags & HF_CPL_MASK) == 3 &&
|
396 | f32fc648 | bellard | (env->eflags & IOPL_MASK) != IOPL_MASK))); |
397 | 9df217a3 | bellard | } |
398 | 9df217a3 | bellard | |
399 | 9df217a3 | bellard | #endif |