root / target-xtensa / core-dc232b.c @ cb9c377f
History | View | Annotate | Download (2.1 kB)
1 |
/*
|
---|---|
2 |
* Copyright (c) 2011, Max Filippov, Open Source and Linux Lab.
|
3 |
* All rights reserved.
|
4 |
*
|
5 |
* Redistribution and use in source and binary forms, with or without
|
6 |
* modification, are permitted provided that the following conditions are met:
|
7 |
* * Redistributions of source code must retain the above copyright
|
8 |
* notice, this list of conditions and the following disclaimer.
|
9 |
* * Redistributions in binary form must reproduce the above copyright
|
10 |
* notice, this list of conditions and the following disclaimer in the
|
11 |
* documentation and/or other materials provided with the distribution.
|
12 |
* * Neither the name of the Open Source and Linux Lab nor the
|
13 |
* names of its contributors may be used to endorse or promote products
|
14 |
* derived from this software without specific prior written permission.
|
15 |
*
|
16 |
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
17 |
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
18 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
19 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
|
20 |
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
21 |
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
22 |
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
23 |
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
24 |
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
25 |
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
26 |
*/
|
27 |
|
28 |
#include "cpu.h" |
29 |
#include "exec-all.h" |
30 |
#include "gdbstub.h" |
31 |
#include "host-utils.h" |
32 |
|
33 |
#include "core-dc232b/core-isa.h" |
34 |
#include "overlay_tool.h" |
35 |
|
36 |
static const XtensaConfig dc232b = { |
37 |
.name = "dc232b",
|
38 |
.options = XTENSA_OPTIONS, |
39 |
.gdb_regmap = { |
40 |
.num_regs = 120,
|
41 |
.num_core_regs = 52,
|
42 |
.reg = { |
43 |
#include "core-dc232b/gdb-config.c" |
44 |
} |
45 |
}, |
46 |
.nareg = XCHAL_NUM_AREGS, |
47 |
.ndepc = 1,
|
48 |
EXCEPTIONS_SECTION, |
49 |
INTERRUPTS_SECTION, |
50 |
TLB_SECTION, |
51 |
DEBUG_SECTION, |
52 |
.clock_freq_khz = 10000,
|
53 |
}; |
54 |
|
55 |
REGISTER_CORE(dc232b) |