Statistics
| Branch: | Revision:

root / include / elf.h @ cc84d90f

History | View | Annotate | Download (53.2 kB)

1 689f936f bellard
#ifndef _QEMU_ELF_H
2 689f936f bellard
#define _QEMU_ELF_H
3 31e31b8a bellard
4 31e31b8a bellard
#include <inttypes.h>
5 31e31b8a bellard
6 88570520 bellard
/* 32-bit ELF base types. */
7 88570520 bellard
typedef uint32_t Elf32_Addr;
8 31e31b8a bellard
typedef uint16_t Elf32_Half;
9 31e31b8a bellard
typedef uint32_t Elf32_Off;
10 31e31b8a bellard
typedef int32_t  Elf32_Sword;
11 31e31b8a bellard
typedef uint32_t Elf32_Word;
12 31e31b8a bellard
13 88570520 bellard
/* 64-bit ELF base types. */
14 88570520 bellard
typedef uint64_t Elf64_Addr;
15 88570520 bellard
typedef uint16_t Elf64_Half;
16 88570520 bellard
typedef int16_t         Elf64_SHalf;
17 88570520 bellard
typedef uint64_t Elf64_Off;
18 88570520 bellard
typedef int32_t         Elf64_Sword;
19 88570520 bellard
typedef uint32_t Elf64_Word;
20 88570520 bellard
typedef uint64_t Elf64_Xword;
21 88570520 bellard
typedef int64_t  Elf64_Sxword;
22 88570520 bellard
23 31e31b8a bellard
/* These constants are for the segment types stored in the image headers */
24 31e31b8a bellard
#define PT_NULL    0
25 31e31b8a bellard
#define PT_LOAD    1
26 31e31b8a bellard
#define PT_DYNAMIC 2
27 31e31b8a bellard
#define PT_INTERP  3
28 31e31b8a bellard
#define PT_NOTE    4
29 31e31b8a bellard
#define PT_SHLIB   5
30 31e31b8a bellard
#define PT_PHDR    6
31 31e31b8a bellard
#define PT_LOPROC  0x70000000
32 31e31b8a bellard
#define PT_HIPROC  0x7fffffff
33 88570520 bellard
#define PT_MIPS_REGINFO                0x70000000
34 6af0bf9c bellard
#define PT_MIPS_OPTIONS                0x70000001
35 88570520 bellard
36 88570520 bellard
/* Flags in the e_flags field of the header */
37 6af0bf9c bellard
/* MIPS architecture level. */
38 6af0bf9c bellard
#define EF_MIPS_ARCH_1                0x00000000        /* -mips1 code.  */
39 6af0bf9c bellard
#define EF_MIPS_ARCH_2                0x10000000        /* -mips2 code.  */
40 6af0bf9c bellard
#define EF_MIPS_ARCH_3                0x20000000        /* -mips3 code.  */
41 6af0bf9c bellard
#define EF_MIPS_ARCH_4                0x30000000        /* -mips4 code.  */
42 6af0bf9c bellard
#define EF_MIPS_ARCH_5                0x40000000        /* -mips5 code.  */
43 6af0bf9c bellard
#define EF_MIPS_ARCH_32                0x50000000        /* MIPS32 code.  */
44 6af0bf9c bellard
#define EF_MIPS_ARCH_64                0x60000000        /* MIPS64 code.  */
45 6af0bf9c bellard
46 6af0bf9c bellard
/* The ABI of a file. */
47 6af0bf9c bellard
#define EF_MIPS_ABI_O32                0x00001000        /* O32 ABI.  */
48 6af0bf9c bellard
#define EF_MIPS_ABI_O64                0x00002000        /* O32 extended for 64 bit.  */
49 6af0bf9c bellard
50 88570520 bellard
#define EF_MIPS_NOREORDER 0x00000001
51 88570520 bellard
#define EF_MIPS_PIC       0x00000002
52 88570520 bellard
#define EF_MIPS_CPIC      0x00000004
53 6af0bf9c bellard
#define EF_MIPS_ABI2                0x00000020
54 6af0bf9c bellard
#define EF_MIPS_OPTIONS_FIRST        0x00000080
55 6af0bf9c bellard
#define EF_MIPS_32BITMODE        0x00000100
56 6af0bf9c bellard
#define EF_MIPS_ABI                0x0000f000
57 88570520 bellard
#define EF_MIPS_ARCH      0xf0000000
58 31e31b8a bellard
59 31e31b8a bellard
/* These constants define the different elf file types */
60 31e31b8a bellard
#define ET_NONE   0
61 31e31b8a bellard
#define ET_REL    1
62 31e31b8a bellard
#define ET_EXEC   2
63 31e31b8a bellard
#define ET_DYN    3
64 31e31b8a bellard
#define ET_CORE   4
65 88570520 bellard
#define ET_LOPROC 0xff00
66 88570520 bellard
#define ET_HIPROC 0xffff
67 31e31b8a bellard
68 31e31b8a bellard
/* These constants define the various ELF target machines */
69 31e31b8a bellard
#define EM_NONE  0
70 31e31b8a bellard
#define EM_M32   1
71 31e31b8a bellard
#define EM_SPARC 2
72 31e31b8a bellard
#define EM_386   3
73 31e31b8a bellard
#define EM_68K   4
74 31e31b8a bellard
#define EM_88K   5
75 31e31b8a bellard
#define EM_486   6   /* Perhaps disused */
76 31e31b8a bellard
#define EM_860   7
77 31e31b8a bellard
78 31e31b8a bellard
#define EM_MIPS                8        /* MIPS R3000 (officially, big-endian only) */
79 31e31b8a bellard
80 31e31b8a bellard
#define EM_MIPS_RS4_BE 10        /* MIPS R4000 big-endian */
81 31e31b8a bellard
82 31e31b8a bellard
#define EM_PARISC      15        /* HPPA */
83 31e31b8a bellard
84 31e31b8a bellard
#define EM_SPARC32PLUS 18        /* Sun's "v8plus" */
85 31e31b8a bellard
86 31e31b8a bellard
#define EM_PPC               20        /* PowerPC */
87 88570520 bellard
#define EM_PPC64       21       /* PowerPC64 */
88 88570520 bellard
89 88570520 bellard
#define EM_ARM                40                /* ARM */
90 88570520 bellard
91 88570520 bellard
#define EM_SH               42        /* SuperH */
92 88570520 bellard
93 88570520 bellard
#define EM_SPARCV9     43        /* SPARC v9 64-bit */
94 88570520 bellard
95 88570520 bellard
#define EM_IA_64        50        /* HP/Intel IA-64 */
96 88570520 bellard
97 88570520 bellard
#define EM_X86_64        62        /* AMD x86-64 */
98 88570520 bellard
99 88570520 bellard
#define EM_S390                22        /* IBM S/390 */
100 88570520 bellard
101 88570520 bellard
#define EM_CRIS         76      /* Axis Communications 32-bit embedded processor */
102 88570520 bellard
103 88570520 bellard
#define EM_V850                87        /* NEC v850 */
104 88570520 bellard
105 88570520 bellard
#define EM_H8_300H      47      /* Hitachi H8/300H */
106 88570520 bellard
#define EM_H8S          48      /* Hitachi H8S     */
107 81ea0e13 Michael Walle
#define EM_LATTICEMICO32 138    /* LatticeMico32 */
108 31e31b8a bellard
109 e67db06e Jia Liu
#define EM_OPENRISC     92        /* OpenCores OpenRISC */
110 e67db06e Jia Liu
111 d2fbca94 Guan Xuetao
#define EM_UNICORE32    110     /* UniCore32 */
112 d2fbca94 Guan Xuetao
113 31e31b8a bellard
/*
114 31e31b8a bellard
 * This is an interim value that we will use until the committee comes
115 31e31b8a bellard
 * up with a final number.
116 31e31b8a bellard
 */
117 31e31b8a bellard
#define EM_ALPHA        0x9026
118 31e31b8a bellard
119 88570520 bellard
/* Bogus old v850 magic number, used by old tools.  */
120 88570520 bellard
#define EM_CYGNUS_V850        0x9080
121 88570520 bellard
122 88570520 bellard
/*
123 88570520 bellard
 * This is the old interim value for S/390 architecture
124 88570520 bellard
 */
125 88570520 bellard
#define EM_S390_OLD     0xA390
126 31e31b8a bellard
127 0d5d4699 Edgar E. Iglesias
#define EM_MICROBLAZE      189
128 0d5d4699 Edgar E. Iglesias
#define EM_MICROBLAZE_OLD  0xBAAB
129 b779e29e Edgar E. Iglesias
130 2328826b Max Filippov
#define EM_XTENSA   94      /* Tensilica Xtensa */
131 2328826b Max Filippov
132 1d256776 Claudio Fontana
#define EM_AARCH64  183
133 1d256776 Claudio Fontana
134 31e31b8a bellard
/* This is the info that is needed to parse the dynamic section of the file */
135 31e31b8a bellard
#define DT_NULL                0
136 31e31b8a bellard
#define DT_NEEDED        1
137 31e31b8a bellard
#define DT_PLTRELSZ        2
138 31e31b8a bellard
#define DT_PLTGOT        3
139 31e31b8a bellard
#define DT_HASH                4
140 31e31b8a bellard
#define DT_STRTAB        5
141 31e31b8a bellard
#define DT_SYMTAB        6
142 31e31b8a bellard
#define DT_RELA                7
143 31e31b8a bellard
#define DT_RELASZ        8
144 31e31b8a bellard
#define DT_RELAENT        9
145 31e31b8a bellard
#define DT_STRSZ        10
146 31e31b8a bellard
#define DT_SYMENT        11
147 31e31b8a bellard
#define DT_INIT                12
148 31e31b8a bellard
#define DT_FINI                13
149 31e31b8a bellard
#define DT_SONAME        14
150 31e31b8a bellard
#define DT_RPATH         15
151 31e31b8a bellard
#define DT_SYMBOLIC        16
152 31e31b8a bellard
#define DT_REL                17
153 31e31b8a bellard
#define DT_RELSZ        18
154 31e31b8a bellard
#define DT_RELENT        19
155 31e31b8a bellard
#define DT_PLTREL        20
156 31e31b8a bellard
#define DT_DEBUG        21
157 31e31b8a bellard
#define DT_TEXTREL        22
158 31e31b8a bellard
#define DT_JMPREL        23
159 e167d46c Richard Henderson
#define DT_BINDNOW        24
160 e167d46c Richard Henderson
#define DT_INIT_ARRAY        25
161 e167d46c Richard Henderson
#define DT_FINI_ARRAY        26
162 e167d46c Richard Henderson
#define DT_INIT_ARRAYSZ        27
163 e167d46c Richard Henderson
#define DT_FINI_ARRAYSZ        28
164 e167d46c Richard Henderson
#define DT_RUNPATH        29
165 e167d46c Richard Henderson
#define DT_FLAGS        30
166 e167d46c Richard Henderson
#define DT_LOOS                0x6000000d
167 e167d46c Richard Henderson
#define DT_HIOS                0x6ffff000
168 31e31b8a bellard
#define DT_LOPROC        0x70000000
169 31e31b8a bellard
#define DT_HIPROC        0x7fffffff
170 e167d46c Richard Henderson
171 e167d46c Richard Henderson
/* DT_ entries which fall between DT_VALRNGLO and DT_VALRNDHI use
172 e167d46c Richard Henderson
   the d_val field of the Elf*_Dyn structure.  I.e. they contain scalars.  */
173 e167d46c Richard Henderson
#define DT_VALRNGLO        0x6ffffd00
174 e167d46c Richard Henderson
#define DT_VALRNGHI        0x6ffffdff
175 e167d46c Richard Henderson
176 e167d46c Richard Henderson
/* DT_ entries which fall between DT_ADDRRNGLO and DT_ADDRRNGHI use
177 e167d46c Richard Henderson
   the d_ptr field of the Elf*_Dyn structure.  I.e. they contain pointers.  */
178 e167d46c Richard Henderson
#define DT_ADDRRNGLO        0x6ffffe00
179 e167d46c Richard Henderson
#define DT_ADDRRNGHI        0x6ffffeff
180 e167d46c Richard Henderson
181 e167d46c Richard Henderson
#define        DT_VERSYM        0x6ffffff0
182 e167d46c Richard Henderson
#define DT_RELACOUNT        0x6ffffff9
183 e167d46c Richard Henderson
#define DT_RELCOUNT        0x6ffffffa
184 e167d46c Richard Henderson
#define DT_FLAGS_1        0x6ffffffb
185 e167d46c Richard Henderson
#define DT_VERDEF        0x6ffffffc
186 e167d46c Richard Henderson
#define DT_VERDEFNUM        0x6ffffffd
187 e167d46c Richard Henderson
#define DT_VERNEED        0x6ffffffe
188 e167d46c Richard Henderson
#define DT_VERNEEDNUM        0x6fffffff
189 e167d46c Richard Henderson
190 88570520 bellard
#define DT_MIPS_RLD_VERSION        0x70000001
191 88570520 bellard
#define DT_MIPS_TIME_STAMP        0x70000002
192 88570520 bellard
#define DT_MIPS_ICHECKSUM        0x70000003
193 88570520 bellard
#define DT_MIPS_IVERSION        0x70000004
194 88570520 bellard
#define DT_MIPS_FLAGS                0x70000005
195 88570520 bellard
  #define RHF_NONE                  0
196 88570520 bellard
  #define RHF_HARDWAY                  1
197 88570520 bellard
  #define RHF_NOTPOT                  2
198 88570520 bellard
#define DT_MIPS_BASE_ADDRESS        0x70000006
199 88570520 bellard
#define DT_MIPS_CONFLICT        0x70000008
200 88570520 bellard
#define DT_MIPS_LIBLIST                0x70000009
201 88570520 bellard
#define DT_MIPS_LOCAL_GOTNO        0x7000000a
202 88570520 bellard
#define DT_MIPS_CONFLICTNO        0x7000000b
203 88570520 bellard
#define DT_MIPS_LIBLISTNO        0x70000010
204 88570520 bellard
#define DT_MIPS_SYMTABNO        0x70000011
205 88570520 bellard
#define DT_MIPS_UNREFEXTNO        0x70000012
206 88570520 bellard
#define DT_MIPS_GOTSYM                0x70000013
207 88570520 bellard
#define DT_MIPS_HIPAGENO        0x70000014
208 88570520 bellard
#define DT_MIPS_RLD_MAP                0x70000016
209 31e31b8a bellard
210 31e31b8a bellard
/* This info is needed when parsing the symbol table */
211 31e31b8a bellard
#define STB_LOCAL  0
212 31e31b8a bellard
#define STB_GLOBAL 1
213 31e31b8a bellard
#define STB_WEAK   2
214 31e31b8a bellard
215 31e31b8a bellard
#define STT_NOTYPE  0
216 31e31b8a bellard
#define STT_OBJECT  1
217 31e31b8a bellard
#define STT_FUNC    2
218 31e31b8a bellard
#define STT_SECTION 3
219 31e31b8a bellard
#define STT_FILE    4
220 31e31b8a bellard
221 88570520 bellard
#define ELF_ST_BIND(x)                ((x) >> 4)
222 88570520 bellard
#define ELF_ST_TYPE(x)                (((unsigned int) x) & 0xf)
223 813da627 Richard Henderson
#define ELF_ST_INFO(bind, type) (((bind) << 4) | ((type) & 0xf))
224 88570520 bellard
#define ELF32_ST_BIND(x)        ELF_ST_BIND(x)
225 88570520 bellard
#define ELF32_ST_TYPE(x)        ELF_ST_TYPE(x)
226 88570520 bellard
#define ELF64_ST_BIND(x)        ELF_ST_BIND(x)
227 88570520 bellard
#define ELF64_ST_TYPE(x)        ELF_ST_TYPE(x)
228 31e31b8a bellard
229 31e31b8a bellard
/* Symbolic values for the entries in the auxiliary table
230 31e31b8a bellard
   put on the initial stack */
231 31e31b8a bellard
#define AT_NULL   0        /* end of vector */
232 31e31b8a bellard
#define AT_IGNORE 1        /* entry should be ignored */
233 31e31b8a bellard
#define AT_EXECFD 2        /* file descriptor of program */
234 31e31b8a bellard
#define AT_PHDR   3        /* program headers for program */
235 31e31b8a bellard
#define AT_PHENT  4        /* size of program header entry */
236 31e31b8a bellard
#define AT_PHNUM  5        /* number of program headers */
237 31e31b8a bellard
#define AT_PAGESZ 6        /* system page size */
238 31e31b8a bellard
#define AT_BASE   7        /* base address of interpreter */
239 31e31b8a bellard
#define AT_FLAGS  8        /* flags */
240 31e31b8a bellard
#define AT_ENTRY  9        /* entry point of program */
241 31e31b8a bellard
#define AT_NOTELF 10        /* program is not ELF */
242 31e31b8a bellard
#define AT_UID    11        /* real uid */
243 31e31b8a bellard
#define AT_EUID   12        /* effective uid */
244 31e31b8a bellard
#define AT_GID    13        /* real gid */
245 31e31b8a bellard
#define AT_EGID   14        /* effective gid */
246 88570520 bellard
#define AT_PLATFORM 15  /* string identifying CPU for optimizations */
247 88570520 bellard
#define AT_HWCAP  16    /* arch dependent hints at CPU capabilities */
248 88570520 bellard
#define AT_CLKTCK 17        /* frequency at which times() increments */
249 e167d46c Richard Henderson
#define AT_FPUCW  18        /* info about fpu initialization by kernel */
250 e167d46c Richard Henderson
#define AT_DCACHEBSIZE        19        /* data cache block size */
251 e167d46c Richard Henderson
#define AT_ICACHEBSIZE        20        /* instruction cache block size */
252 e167d46c Richard Henderson
#define AT_UCACHEBSIZE        21        /* unified cache block size */
253 e167d46c Richard Henderson
#define AT_IGNOREPPC        22        /* ppc only; entry should be ignored */
254 e167d46c Richard Henderson
#define AT_SECURE        23        /* boolean, was exec suid-like? */
255 e167d46c Richard Henderson
#define AT_BASE_PLATFORM 24        /* string identifying real platforms */
256 e167d46c Richard Henderson
#define AT_RANDOM        25        /* address of 16 random bytes */
257 e167d46c Richard Henderson
#define AT_EXECFN        31        /* filename of the executable */
258 e167d46c Richard Henderson
#define AT_SYSINFO        32        /* address of kernel entry point */
259 e167d46c Richard Henderson
#define AT_SYSINFO_EHDR        33        /* address of kernel vdso */
260 e167d46c Richard Henderson
#define AT_L1I_CACHESHAPE 34        /* shapes of the caches: */
261 e167d46c Richard Henderson
#define AT_L1D_CACHESHAPE 35        /*   bits 0-3: cache associativity.  */
262 e167d46c Richard Henderson
#define AT_L2_CACHESHAPE  36        /*   bits 4-7: log2 of line size.  */
263 e167d46c Richard Henderson
#define AT_L3_CACHESHAPE  37        /*   val&~255: cache size.  */
264 31e31b8a bellard
265 31e31b8a bellard
typedef struct dynamic{
266 31e31b8a bellard
  Elf32_Sword d_tag;
267 31e31b8a bellard
  union{
268 31e31b8a bellard
    Elf32_Sword        d_val;
269 31e31b8a bellard
    Elf32_Addr        d_ptr;
270 31e31b8a bellard
  } d_un;
271 31e31b8a bellard
} Elf32_Dyn;
272 31e31b8a bellard
273 31e31b8a bellard
typedef struct {
274 88570520 bellard
  Elf64_Sxword d_tag;                /* entry tag value */
275 31e31b8a bellard
  union {
276 88570520 bellard
    Elf64_Xword d_val;
277 88570520 bellard
    Elf64_Addr d_ptr;
278 31e31b8a bellard
  } d_un;
279 31e31b8a bellard
} Elf64_Dyn;
280 31e31b8a bellard
281 31e31b8a bellard
/* The following are used with relocations */
282 31e31b8a bellard
#define ELF32_R_SYM(x) ((x) >> 8)
283 31e31b8a bellard
#define ELF32_R_TYPE(x) ((x) & 0xff)
284 31e31b8a bellard
285 88570520 bellard
#define ELF64_R_SYM(i)                        ((i) >> 32)
286 88570520 bellard
#define ELF64_R_TYPE(i)                        ((i) & 0xffffffff)
287 74ccb34e bellard
#define ELF64_R_TYPE_DATA(i)            (((ELF64_R_TYPE(i) >> 8) ^ 0x00800000) - 0x00800000)
288 88570520 bellard
289 31e31b8a bellard
#define R_386_NONE        0
290 31e31b8a bellard
#define R_386_32        1
291 31e31b8a bellard
#define R_386_PC32        2
292 31e31b8a bellard
#define R_386_GOT32        3
293 31e31b8a bellard
#define R_386_PLT32        4
294 31e31b8a bellard
#define R_386_COPY        5
295 31e31b8a bellard
#define R_386_GLOB_DAT        6
296 31e31b8a bellard
#define R_386_JMP_SLOT        7
297 31e31b8a bellard
#define R_386_RELATIVE        8
298 31e31b8a bellard
#define R_386_GOTOFF        9
299 31e31b8a bellard
#define R_386_GOTPC        10
300 31e31b8a bellard
#define R_386_NUM        11
301 f75b56c1 Richard Henderson
/* Not a dynamic reloc, so not included in R_386_NUM.  Used in TCG.  */
302 f75b56c1 Richard Henderson
#define R_386_PC8        23
303 31e31b8a bellard
304 88570520 bellard
#define R_MIPS_NONE                0
305 88570520 bellard
#define R_MIPS_16                1
306 88570520 bellard
#define R_MIPS_32                2
307 88570520 bellard
#define R_MIPS_REL32                3
308 88570520 bellard
#define R_MIPS_26                4
309 88570520 bellard
#define R_MIPS_HI16                5
310 88570520 bellard
#define R_MIPS_LO16                6
311 88570520 bellard
#define R_MIPS_GPREL16                7
312 88570520 bellard
#define R_MIPS_LITERAL                8
313 88570520 bellard
#define R_MIPS_GOT16                9
314 88570520 bellard
#define R_MIPS_PC16                10
315 88570520 bellard
#define R_MIPS_CALL16                11
316 88570520 bellard
#define R_MIPS_GPREL32                12
317 88570520 bellard
/* The remaining relocs are defined on Irix, although they are not
318 88570520 bellard
   in the MIPS ELF ABI.  */
319 88570520 bellard
#define R_MIPS_UNUSED1                13
320 88570520 bellard
#define R_MIPS_UNUSED2                14
321 88570520 bellard
#define R_MIPS_UNUSED3                15
322 88570520 bellard
#define R_MIPS_SHIFT5                16
323 88570520 bellard
#define R_MIPS_SHIFT6                17
324 88570520 bellard
#define R_MIPS_64                18
325 88570520 bellard
#define R_MIPS_GOT_DISP                19
326 88570520 bellard
#define R_MIPS_GOT_PAGE                20
327 88570520 bellard
#define R_MIPS_GOT_OFST                21
328 88570520 bellard
/*
329 88570520 bellard
 * The following two relocation types are specified in the MIPS ABI
330 88570520 bellard
 * conformance guide version 1.2 but not yet in the psABI.
331 88570520 bellard
 */
332 88570520 bellard
#define R_MIPS_GOTHI16                22
333 88570520 bellard
#define R_MIPS_GOTLO16                23
334 88570520 bellard
#define R_MIPS_SUB                24
335 88570520 bellard
#define R_MIPS_INSERT_A                25
336 88570520 bellard
#define R_MIPS_INSERT_B                26
337 88570520 bellard
#define R_MIPS_DELETE                27
338 88570520 bellard
#define R_MIPS_HIGHER                28
339 88570520 bellard
#define R_MIPS_HIGHEST                29
340 88570520 bellard
/*
341 88570520 bellard
 * The following two relocation types are specified in the MIPS ABI
342 88570520 bellard
 * conformance guide version 1.2 but not yet in the psABI.
343 88570520 bellard
 */
344 88570520 bellard
#define R_MIPS_CALLHI16                30
345 88570520 bellard
#define R_MIPS_CALLLO16                31
346 88570520 bellard
/*
347 88570520 bellard
 * This range is reserved for vendor specific relocations.
348 88570520 bellard
 */
349 88570520 bellard
#define R_MIPS_LOVENDOR                100
350 88570520 bellard
#define R_MIPS_HIVENDOR                127
351 88570520 bellard
352 88570520 bellard
353 cb1977d3 Richard Henderson
/* SUN SPARC specific definitions.  */
354 cb1977d3 Richard Henderson
355 cb1977d3 Richard Henderson
/* Values for Elf64_Ehdr.e_flags.  */
356 cb1977d3 Richard Henderson
357 cb1977d3 Richard Henderson
#define EF_SPARCV9_MM           3
358 cb1977d3 Richard Henderson
#define EF_SPARCV9_TSO          0
359 cb1977d3 Richard Henderson
#define EF_SPARCV9_PSO          1
360 cb1977d3 Richard Henderson
#define EF_SPARCV9_RMO          2
361 cb1977d3 Richard Henderson
#define EF_SPARC_LEDATA         0x800000 /* little endian data */
362 cb1977d3 Richard Henderson
#define EF_SPARC_EXT_MASK       0xFFFF00
363 cb1977d3 Richard Henderson
#define EF_SPARC_32PLUS         0x000100 /* generic V8+ features */
364 cb1977d3 Richard Henderson
#define EF_SPARC_SUN_US1        0x000200 /* Sun UltraSPARC1 extensions */
365 cb1977d3 Richard Henderson
#define EF_SPARC_HAL_R1         0x000400 /* HAL R1 extensions */
366 cb1977d3 Richard Henderson
#define EF_SPARC_SUN_US3        0x000800 /* Sun UltraSPARCIII extensions */
367 cb1977d3 Richard Henderson
368 88570520 bellard
/*
369 88570520 bellard
 * Sparc ELF relocation types
370 88570520 bellard
 */
371 88570520 bellard
#define        R_SPARC_NONE                0
372 88570520 bellard
#define        R_SPARC_8                1
373 88570520 bellard
#define        R_SPARC_16                2
374 88570520 bellard
#define        R_SPARC_32                3
375 88570520 bellard
#define        R_SPARC_DISP8                4
376 88570520 bellard
#define        R_SPARC_DISP16                5
377 88570520 bellard
#define        R_SPARC_DISP32                6
378 88570520 bellard
#define        R_SPARC_WDISP30                7
379 88570520 bellard
#define        R_SPARC_WDISP22                8
380 88570520 bellard
#define        R_SPARC_HI22                9
381 88570520 bellard
#define        R_SPARC_22                10
382 88570520 bellard
#define        R_SPARC_13                11
383 88570520 bellard
#define        R_SPARC_LO10                12
384 88570520 bellard
#define        R_SPARC_GOT10                13
385 88570520 bellard
#define        R_SPARC_GOT13                14
386 88570520 bellard
#define        R_SPARC_GOT22                15
387 88570520 bellard
#define        R_SPARC_PC10                16
388 88570520 bellard
#define        R_SPARC_PC22                17
389 88570520 bellard
#define        R_SPARC_WPLT30                18
390 88570520 bellard
#define        R_SPARC_COPY                19
391 88570520 bellard
#define        R_SPARC_GLOB_DAT        20
392 88570520 bellard
#define        R_SPARC_JMP_SLOT        21
393 88570520 bellard
#define        R_SPARC_RELATIVE        22
394 88570520 bellard
#define        R_SPARC_UA32                23
395 88570520 bellard
#define R_SPARC_PLT32                24
396 88570520 bellard
#define R_SPARC_HIPLT22                25
397 88570520 bellard
#define R_SPARC_LOPLT10                26
398 88570520 bellard
#define R_SPARC_PCPLT32                27
399 88570520 bellard
#define R_SPARC_PCPLT22                28
400 88570520 bellard
#define R_SPARC_PCPLT10                29
401 88570520 bellard
#define R_SPARC_10                30
402 88570520 bellard
#define R_SPARC_11                31
403 88570520 bellard
#define R_SPARC_64                32
404 74ccb34e bellard
#define R_SPARC_OLO10           33
405 b80029ca ths
#define R_SPARC_HH22            34
406 b80029ca ths
#define R_SPARC_HM10            35
407 b80029ca ths
#define R_SPARC_LM22            36
408 88570520 bellard
#define R_SPARC_WDISP16                40
409 88570520 bellard
#define R_SPARC_WDISP19                41
410 88570520 bellard
#define R_SPARC_7                43
411 88570520 bellard
#define R_SPARC_5                44
412 88570520 bellard
#define R_SPARC_6                45
413 88570520 bellard
414 88570520 bellard
/* Bits present in AT_HWCAP, primarily for Sparc32.  */
415 88570520 bellard
416 88570520 bellard
#define HWCAP_SPARC_FLUSH       1    /* CPU supports flush instruction. */
417 88570520 bellard
#define HWCAP_SPARC_STBAR       2
418 88570520 bellard
#define HWCAP_SPARC_SWAP        4
419 88570520 bellard
#define HWCAP_SPARC_MULDIV      8
420 88570520 bellard
#define HWCAP_SPARC_V9                16
421 88570520 bellard
#define HWCAP_SPARC_ULTRA3        32
422 88570520 bellard
423 88570520 bellard
/*
424 88570520 bellard
 * 68k ELF relocation types
425 88570520 bellard
 */
426 88570520 bellard
#define R_68K_NONE        0
427 88570520 bellard
#define R_68K_32        1
428 88570520 bellard
#define R_68K_16        2
429 88570520 bellard
#define R_68K_8                3
430 88570520 bellard
#define R_68K_PC32        4
431 88570520 bellard
#define R_68K_PC16        5
432 88570520 bellard
#define R_68K_PC8        6
433 88570520 bellard
#define R_68K_GOT32        7
434 88570520 bellard
#define R_68K_GOT16        8
435 88570520 bellard
#define R_68K_GOT8        9
436 88570520 bellard
#define R_68K_GOT32O        10
437 88570520 bellard
#define R_68K_GOT16O        11
438 88570520 bellard
#define R_68K_GOT8O        12
439 88570520 bellard
#define R_68K_PLT32        13
440 88570520 bellard
#define R_68K_PLT16        14
441 88570520 bellard
#define R_68K_PLT8        15
442 88570520 bellard
#define R_68K_PLT32O        16
443 88570520 bellard
#define R_68K_PLT16O        17
444 88570520 bellard
#define R_68K_PLT8O        18
445 88570520 bellard
#define R_68K_COPY        19
446 88570520 bellard
#define R_68K_GLOB_DAT        20
447 88570520 bellard
#define R_68K_JMP_SLOT        21
448 88570520 bellard
#define R_68K_RELATIVE        22
449 88570520 bellard
450 88570520 bellard
/*
451 88570520 bellard
 * Alpha ELF relocation types
452 88570520 bellard
 */
453 88570520 bellard
#define R_ALPHA_NONE            0       /* No reloc */
454 88570520 bellard
#define R_ALPHA_REFLONG         1       /* Direct 32 bit */
455 88570520 bellard
#define R_ALPHA_REFQUAD         2       /* Direct 64 bit */
456 88570520 bellard
#define R_ALPHA_GPREL32         3       /* GP relative 32 bit */
457 88570520 bellard
#define R_ALPHA_LITERAL         4       /* GP relative 16 bit w/optimization */
458 88570520 bellard
#define R_ALPHA_LITUSE          5       /* Optimization hint for LITERAL */
459 88570520 bellard
#define R_ALPHA_GPDISP          6       /* Add displacement to GP */
460 88570520 bellard
#define R_ALPHA_BRADDR          7       /* PC+4 relative 23 bit shifted */
461 88570520 bellard
#define R_ALPHA_HINT            8       /* PC+4 relative 16 bit shifted */
462 88570520 bellard
#define R_ALPHA_SREL16          9       /* PC relative 16 bit */
463 88570520 bellard
#define R_ALPHA_SREL32          10      /* PC relative 32 bit */
464 88570520 bellard
#define R_ALPHA_SREL64          11      /* PC relative 64 bit */
465 88570520 bellard
#define R_ALPHA_GPRELHIGH       17      /* GP relative 32 bit, high 16 bits */
466 88570520 bellard
#define R_ALPHA_GPRELLOW        18      /* GP relative 32 bit, low 16 bits */
467 88570520 bellard
#define R_ALPHA_GPREL16         19      /* GP relative 16 bit */
468 88570520 bellard
#define R_ALPHA_COPY            24      /* Copy symbol at runtime */
469 88570520 bellard
#define R_ALPHA_GLOB_DAT        25      /* Create GOT entry */
470 88570520 bellard
#define R_ALPHA_JMP_SLOT        26      /* Create PLT entry */
471 88570520 bellard
#define R_ALPHA_RELATIVE        27      /* Adjust by program base */
472 88570520 bellard
#define R_ALPHA_BRSGP                28
473 88570520 bellard
#define R_ALPHA_TLSGD           29
474 88570520 bellard
#define R_ALPHA_TLS_LDM         30
475 88570520 bellard
#define R_ALPHA_DTPMOD64        31
476 88570520 bellard
#define R_ALPHA_GOTDTPREL       32
477 88570520 bellard
#define R_ALPHA_DTPREL64        33
478 88570520 bellard
#define R_ALPHA_DTPRELHI        34
479 88570520 bellard
#define R_ALPHA_DTPRELLO        35
480 88570520 bellard
#define R_ALPHA_DTPREL16        36
481 88570520 bellard
#define R_ALPHA_GOTTPREL        37
482 88570520 bellard
#define R_ALPHA_TPREL64         38
483 88570520 bellard
#define R_ALPHA_TPRELHI         39
484 88570520 bellard
#define R_ALPHA_TPRELLO         40
485 88570520 bellard
#define R_ALPHA_TPREL16         41
486 88570520 bellard
487 88570520 bellard
#define SHF_ALPHA_GPREL                0x10000000
488 88570520 bellard
489 88570520 bellard
490 88570520 bellard
/* PowerPC relocations defined by the ABIs */
491 88570520 bellard
#define R_PPC_NONE                0
492 88570520 bellard
#define R_PPC_ADDR32                1        /* 32bit absolute address */
493 88570520 bellard
#define R_PPC_ADDR24                2        /* 26bit address, 2 bits ignored.  */
494 88570520 bellard
#define R_PPC_ADDR16                3        /* 16bit absolute address */
495 88570520 bellard
#define R_PPC_ADDR16_LO                4        /* lower 16bit of absolute address */
496 88570520 bellard
#define R_PPC_ADDR16_HI                5        /* high 16bit of absolute address */
497 88570520 bellard
#define R_PPC_ADDR16_HA                6        /* adjusted high 16bit */
498 88570520 bellard
#define R_PPC_ADDR14                7        /* 16bit address, 2 bits ignored */
499 88570520 bellard
#define R_PPC_ADDR14_BRTAKEN        8
500 88570520 bellard
#define R_PPC_ADDR14_BRNTAKEN        9
501 88570520 bellard
#define R_PPC_REL24                10        /* PC relative 26 bit */
502 88570520 bellard
#define R_PPC_REL14                11        /* PC relative 16 bit */
503 88570520 bellard
#define R_PPC_REL14_BRTAKEN        12
504 88570520 bellard
#define R_PPC_REL14_BRNTAKEN        13
505 88570520 bellard
#define R_PPC_GOT16                14
506 88570520 bellard
#define R_PPC_GOT16_LO                15
507 88570520 bellard
#define R_PPC_GOT16_HI                16
508 88570520 bellard
#define R_PPC_GOT16_HA                17
509 88570520 bellard
#define R_PPC_PLTREL24                18
510 88570520 bellard
#define R_PPC_COPY                19
511 88570520 bellard
#define R_PPC_GLOB_DAT                20
512 88570520 bellard
#define R_PPC_JMP_SLOT                21
513 88570520 bellard
#define R_PPC_RELATIVE                22
514 88570520 bellard
#define R_PPC_LOCAL24PC                23
515 88570520 bellard
#define R_PPC_UADDR32                24
516 88570520 bellard
#define R_PPC_UADDR16                25
517 88570520 bellard
#define R_PPC_REL32                26
518 88570520 bellard
#define R_PPC_PLT32                27
519 88570520 bellard
#define R_PPC_PLTREL32                28
520 88570520 bellard
#define R_PPC_PLT16_LO                29
521 88570520 bellard
#define R_PPC_PLT16_HI                30
522 88570520 bellard
#define R_PPC_PLT16_HA                31
523 88570520 bellard
#define R_PPC_SDAREL16                32
524 88570520 bellard
#define R_PPC_SECTOFF                33
525 88570520 bellard
#define R_PPC_SECTOFF_LO        34
526 88570520 bellard
#define R_PPC_SECTOFF_HI        35
527 88570520 bellard
#define R_PPC_SECTOFF_HA        36
528 88570520 bellard
/* Keep this the last entry.  */
529 3efa9a67 malc
#ifndef R_PPC_NUM
530 88570520 bellard
#define R_PPC_NUM                37
531 3efa9a67 malc
#endif
532 88570520 bellard
533 88570520 bellard
/* ARM specific declarations */
534 88570520 bellard
535 88570520 bellard
/* Processor specific flags for the ELF header e_flags field.  */
536 88570520 bellard
#define EF_ARM_RELEXEC     0x01
537 88570520 bellard
#define EF_ARM_HASENTRY    0x02
538 88570520 bellard
#define EF_ARM_INTERWORK   0x04
539 88570520 bellard
#define EF_ARM_APCS_26     0x08
540 88570520 bellard
#define EF_ARM_APCS_FLOAT  0x10
541 88570520 bellard
#define EF_ARM_PIC         0x20
542 88570520 bellard
#define EF_ALIGN8          0x40                /* 8-bit structure alignment is in use */
543 88570520 bellard
#define EF_NEW_ABI         0x80
544 88570520 bellard
#define EF_OLD_ABI         0x100
545 ef8b0c04 Peter Maydell
#define EF_ARM_SOFT_FLOAT  0x200
546 ef8b0c04 Peter Maydell
#define EF_ARM_VFP_FLOAT   0x400
547 ef8b0c04 Peter Maydell
#define EF_ARM_MAVERICK_FLOAT 0x800
548 ef8b0c04 Peter Maydell
549 ef8b0c04 Peter Maydell
/* Other constants defined in the ARM ELF spec. version B-01.  */
550 ef8b0c04 Peter Maydell
#define EF_ARM_SYMSARESORTED 0x04       /* NB conflicts with EF_INTERWORK */
551 ef8b0c04 Peter Maydell
#define EF_ARM_DYNSYMSUSESEGIDX 0x08    /* NB conflicts with EF_APCS26 */
552 ef8b0c04 Peter Maydell
#define EF_ARM_MAPSYMSFIRST 0x10        /* NB conflicts with EF_APCS_FLOAT */
553 ef8b0c04 Peter Maydell
#define EF_ARM_EABIMASK      0xFF000000
554 ef8b0c04 Peter Maydell
555 ef8b0c04 Peter Maydell
/* Constants defined in AAELF.  */
556 ef8b0c04 Peter Maydell
#define EF_ARM_BE8          0x00800000
557 ef8b0c04 Peter Maydell
#define EF_ARM_LE8          0x00400000
558 ef8b0c04 Peter Maydell
559 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_VERSION(flags) ((flags) & EF_ARM_EABIMASK)
560 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_UNKNOWN  0x00000000
561 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_VER1     0x01000000
562 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_VER2     0x02000000
563 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_VER3     0x03000000
564 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_VER4     0x04000000
565 ef8b0c04 Peter Maydell
#define EF_ARM_EABI_VER5     0x05000000
566 88570520 bellard
567 88570520 bellard
/* Additional symbol types for Thumb */
568 88570520 bellard
#define STT_ARM_TFUNC      0xd
569 88570520 bellard
570 88570520 bellard
/* ARM-specific values for sh_flags */
571 88570520 bellard
#define SHF_ARM_ENTRYSECT  0x10000000   /* Section contains an entry point */
572 88570520 bellard
#define SHF_ARM_COMDEF     0x80000000   /* Section may be multiply defined
573 88570520 bellard
                                           in the input to a link step */
574 88570520 bellard
575 88570520 bellard
/* ARM-specific program header flags */
576 88570520 bellard
#define PF_ARM_SB          0x10000000   /* Segment contains the location
577 88570520 bellard
                                           addressed by the static base */
578 88570520 bellard
579 88570520 bellard
/* ARM relocs.  */
580 88570520 bellard
#define R_ARM_NONE                0        /* No reloc */
581 88570520 bellard
#define R_ARM_PC24                1        /* PC relative 26 bit branch */
582 88570520 bellard
#define R_ARM_ABS32                2        /* Direct 32 bit  */
583 88570520 bellard
#define R_ARM_REL32                3        /* PC relative 32 bit */
584 88570520 bellard
#define R_ARM_PC13                4
585 88570520 bellard
#define R_ARM_ABS16                5        /* Direct 16 bit */
586 88570520 bellard
#define R_ARM_ABS12                6        /* Direct 12 bit */
587 88570520 bellard
#define R_ARM_THM_ABS5                7
588 88570520 bellard
#define R_ARM_ABS8                8        /* Direct 8 bit */
589 88570520 bellard
#define R_ARM_SBREL32                9
590 88570520 bellard
#define R_ARM_THM_PC22                10
591 88570520 bellard
#define R_ARM_THM_PC8                11
592 88570520 bellard
#define R_ARM_AMP_VCALL9        12
593 88570520 bellard
#define R_ARM_SWI24                13
594 88570520 bellard
#define R_ARM_THM_SWI8                14
595 88570520 bellard
#define R_ARM_XPC25                15
596 88570520 bellard
#define R_ARM_THM_XPC22                16
597 88570520 bellard
#define R_ARM_COPY                20        /* Copy symbol at runtime */
598 88570520 bellard
#define R_ARM_GLOB_DAT                21        /* Create GOT entry */
599 88570520 bellard
#define R_ARM_JUMP_SLOT                22        /* Create PLT entry */
600 88570520 bellard
#define R_ARM_RELATIVE                23        /* Adjust by program base */
601 88570520 bellard
#define R_ARM_GOTOFF                24        /* 32 bit offset to GOT */
602 88570520 bellard
#define R_ARM_GOTPC                25        /* 32 bit PC relative offset to GOT */
603 88570520 bellard
#define R_ARM_GOT32                26        /* 32 bit GOT entry */
604 88570520 bellard
#define R_ARM_PLT32                27        /* 32 bit PLT address */
605 46152182 pbrook
#define R_ARM_CALL              28
606 46152182 pbrook
#define R_ARM_JUMP24            29
607 88570520 bellard
#define R_ARM_GNU_VTENTRY        100
608 88570520 bellard
#define R_ARM_GNU_VTINHERIT        101
609 88570520 bellard
#define R_ARM_THM_PC11                102        /* thumb unconditional branch */
610 88570520 bellard
#define R_ARM_THM_PC9                103        /* thumb conditional branch */
611 88570520 bellard
#define R_ARM_RXPC25                249
612 88570520 bellard
#define R_ARM_RSBREL32                250
613 88570520 bellard
#define R_ARM_THM_RPC22                251
614 88570520 bellard
#define R_ARM_RREL32                252
615 88570520 bellard
#define R_ARM_RABS22                253
616 88570520 bellard
#define R_ARM_RPC24                254
617 88570520 bellard
#define R_ARM_RBASE                255
618 88570520 bellard
/* Keep this the last entry.  */
619 88570520 bellard
#define R_ARM_NUM                256
620 88570520 bellard
621 1d256776 Claudio Fontana
/* ARM Aarch64 relocation types */
622 1d256776 Claudio Fontana
#define R_AARCH64_NONE                256 /* also accepts R_ARM_NONE (0) */
623 1d256776 Claudio Fontana
/* static data relocations */
624 1d256776 Claudio Fontana
#define R_AARCH64_ABS64               257
625 1d256776 Claudio Fontana
#define R_AARCH64_ABS32               258
626 1d256776 Claudio Fontana
#define R_AARCH64_ABS16               259
627 1d256776 Claudio Fontana
#define R_AARCH64_PREL64              260
628 1d256776 Claudio Fontana
#define R_AARCH64_PREL32              261
629 1d256776 Claudio Fontana
#define R_AARCH64_PREL16              262
630 1d256776 Claudio Fontana
/* static aarch64 group relocations */
631 1d256776 Claudio Fontana
/* group relocs to create unsigned data value or address inline */
632 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G0        263
633 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G0_NC     264
634 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G1        265
635 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G1_NC     266
636 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G2        267
637 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G2_NC     268
638 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_UABS_G3        269
639 1d256776 Claudio Fontana
/* group relocs to create signed data or offset value inline */
640 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_SABS_G0        270
641 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_SABS_G1        271
642 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_SABS_G2        272
643 1d256776 Claudio Fontana
/* relocs to generate 19, 21, and 33 bit PC-relative addresses */
644 1d256776 Claudio Fontana
#define R_AARCH64_LD_PREL_LO19        273
645 1d256776 Claudio Fontana
#define R_AARCH64_ADR_PREL_LO21       274
646 1d256776 Claudio Fontana
#define R_AARCH64_ADR_PREL_PG_HI21    275
647 1d256776 Claudio Fontana
#define R_AARCH64_ADR_PREL_PG_HI21_NC 276
648 1d256776 Claudio Fontana
#define R_AARCH64_ADD_ABS_LO12_NC     277
649 1d256776 Claudio Fontana
#define R_AARCH64_LDST8_ABS_LO12_NC   278
650 1d256776 Claudio Fontana
#define R_AARCH64_LDST16_ABS_LO12_NC  284
651 1d256776 Claudio Fontana
#define R_AARCH64_LDST32_ABS_LO12_NC  285
652 1d256776 Claudio Fontana
#define R_AARCH64_LDST64_ABS_LO12_NC  286
653 1d256776 Claudio Fontana
#define R_AARCH64_LDST128_ABS_LO12_NC 299
654 1d256776 Claudio Fontana
/* relocs for control-flow - all offsets as multiple of 4 */
655 1d256776 Claudio Fontana
#define R_AARCH64_TSTBR14             279
656 1d256776 Claudio Fontana
#define R_AARCH64_CONDBR19            280
657 1d256776 Claudio Fontana
#define R_AARCH64_JUMP26              282
658 1d256776 Claudio Fontana
#define R_AARCH64_CALL26              283
659 1d256776 Claudio Fontana
/* group relocs to create pc-relative offset inline */
660 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G0        287
661 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G0_NC     288
662 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G1        289
663 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G1_NC     290
664 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G2        291
665 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G2_NC     292
666 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_PREL_G3        293
667 1d256776 Claudio Fontana
/* group relocs to create a GOT-relative offset inline */
668 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G0      300
669 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G0_NC   301
670 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G1      302
671 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G1_NC   303
672 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G2      304
673 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G2_NC   305
674 1d256776 Claudio Fontana
#define R_AARCH64_MOVW_GOTOFF_G3      306
675 1d256776 Claudio Fontana
/* GOT-relative data relocs */
676 1d256776 Claudio Fontana
#define R_AARCH64_GOTREL64            307
677 1d256776 Claudio Fontana
#define R_AARCH64_GOTREL32            308
678 1d256776 Claudio Fontana
/* GOT-relative instr relocs */
679 1d256776 Claudio Fontana
#define R_AARCH64_GOT_LD_PREL19       309
680 1d256776 Claudio Fontana
#define R_AARCH64_LD64_GOTOFF_LO15    310
681 1d256776 Claudio Fontana
#define R_AARCH64_ADR_GOT_PAGE        311
682 1d256776 Claudio Fontana
#define R_AARCH64_LD64_GOT_LO12_NC    312
683 1d256776 Claudio Fontana
#define R_AARCH64_LD64_GOTPAGE_LO15   313
684 1d256776 Claudio Fontana
/* General Dynamic TLS relocations */
685 1d256776 Claudio Fontana
#define R_AARCH64_TLSGD_ADR_PREL21            512
686 1d256776 Claudio Fontana
#define R_AARCH64_TLSGD_ADR_PAGE21            513
687 1d256776 Claudio Fontana
#define R_AARCH64_TLSGD_ADD_LO12_NC           514
688 1d256776 Claudio Fontana
#define R_AARCH64_TLSGD_MOVW_G1               515
689 1d256776 Claudio Fontana
#define R_AARCH64_TLSGD_MOVW_G0_NC            516
690 1d256776 Claudio Fontana
/* Local Dynamic TLS relocations */
691 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_ADR_PREL21            517
692 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_ADR_PAGE21            518
693 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_ADD_LO12_NC           519
694 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_G1               520
695 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_G0_NC            521
696 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LD_PREL19             522
697 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_DTPREL_G2        523
698 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_DTPREL_G1        524
699 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC     525
700 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_DTPREL_G0        526
701 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC     527
702 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_ADD_DTPREL_HI12       528
703 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_ADD_DTPREL_LO12       529
704 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC    530
705 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST8_DTPREL_LO12     531
706 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC  532
707 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST16_DTPREL_LO12    533
708 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC 534
709 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST32_DTPREL_LO12    535
710 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC 536
711 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST64_DTPREL_LO12    537
712 1d256776 Claudio Fontana
#define R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC 538
713 1d256776 Claudio Fontana
/* initial exec TLS relocations */
714 1d256776 Claudio Fontana
#define R_AARCH64_TLSIE_MOVW_GOTTPREL_G1      539
715 1d256776 Claudio Fontana
#define R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC   540
716 1d256776 Claudio Fontana
#define R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21   541
717 1d256776 Claudio Fontana
#define R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC 542
718 1d256776 Claudio Fontana
#define R_AARCH64_TLSIE_LD_GOTTPREL_PREL19    543
719 1d256776 Claudio Fontana
/* local exec TLS relocations */
720 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_MOVW_TPREL_G2         544
721 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_MOVW_TPREL_G1         545
722 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_MOVW_TPREL_G1_NC      546
723 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_MOVW_TPREL_G0         547
724 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_MOVW_TPREL_G0_NC      548
725 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_ADD_TPREL_HI12        549
726 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_ADD_TPREL_LO12        550
727 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_ADD_TPREL_LO12_NC     551
728 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST8_TPREL_LO12      552
729 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC   553
730 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST16_TPREL_LO12     554
731 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC  555
732 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST32_TPREL_LO12     556
733 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC  557
734 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST64_TPREL_LO12     558
735 1d256776 Claudio Fontana
#define R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC  559
736 1d256776 Claudio Fontana
/* Dynamic Relocations */
737 1d256776 Claudio Fontana
#define R_AARCH64_COPY         1024
738 1d256776 Claudio Fontana
#define R_AARCH64_GLOB_DAT     1025
739 1d256776 Claudio Fontana
#define R_AARCH64_JUMP_SLOT    1026
740 1d256776 Claudio Fontana
#define R_AARCH64_RELATIVE     1027
741 1d256776 Claudio Fontana
#define R_AARCH64_TLS_DTPREL64 1028
742 1d256776 Claudio Fontana
#define R_AARCH64_TLS_DTPMOD64 1029
743 1d256776 Claudio Fontana
#define R_AARCH64_TLS_TPREL64  1030
744 1d256776 Claudio Fontana
#define R_AARCH64_TLS_DTPREL32 1031
745 1d256776 Claudio Fontana
#define R_AARCH64_TLS_DTPMOD32 1032
746 1d256776 Claudio Fontana
#define R_AARCH64_TLS_TPREL32  1033
747 1d256776 Claudio Fontana
748 88570520 bellard
/* s390 relocations defined by the ABIs */
749 88570520 bellard
#define R_390_NONE                0        /* No reloc.  */
750 88570520 bellard
#define R_390_8                        1        /* Direct 8 bit.  */
751 88570520 bellard
#define R_390_12                2        /* Direct 12 bit.  */
752 88570520 bellard
#define R_390_16                3        /* Direct 16 bit.  */
753 88570520 bellard
#define R_390_32                4        /* Direct 32 bit.  */
754 88570520 bellard
#define R_390_PC32                5        /* PC relative 32 bit.        */
755 88570520 bellard
#define R_390_GOT12                6        /* 12 bit GOT offset.  */
756 88570520 bellard
#define R_390_GOT32                7        /* 32 bit GOT offset.  */
757 88570520 bellard
#define R_390_PLT32                8        /* 32 bit PC relative PLT address.  */
758 88570520 bellard
#define R_390_COPY                9        /* Copy symbol at runtime.  */
759 88570520 bellard
#define R_390_GLOB_DAT                10        /* Create GOT entry.  */
760 88570520 bellard
#define R_390_JMP_SLOT                11        /* Create PLT entry.  */
761 88570520 bellard
#define R_390_RELATIVE                12        /* Adjust by program base.  */
762 88570520 bellard
#define R_390_GOTOFF32                13        /* 32 bit offset to GOT.         */
763 88570520 bellard
#define R_390_GOTPC                14        /* 32 bit PC rel. offset to GOT.  */
764 88570520 bellard
#define R_390_GOT16                15        /* 16 bit GOT offset.  */
765 88570520 bellard
#define R_390_PC16                16        /* PC relative 16 bit.        */
766 88570520 bellard
#define R_390_PC16DBL                17        /* PC relative 16 bit shifted by 1.  */
767 88570520 bellard
#define R_390_PLT16DBL                18        /* 16 bit PC rel. PLT shifted by 1.  */
768 88570520 bellard
#define R_390_PC32DBL                19        /* PC relative 32 bit shifted by 1.  */
769 88570520 bellard
#define R_390_PLT32DBL                20        /* 32 bit PC rel. PLT shifted by 1.  */
770 88570520 bellard
#define R_390_GOTPCDBL                21        /* 32 bit PC rel. GOT shifted by 1.  */
771 88570520 bellard
#define R_390_64                22        /* Direct 64 bit.  */
772 88570520 bellard
#define R_390_PC64                23        /* PC relative 64 bit.        */
773 88570520 bellard
#define R_390_GOT64                24        /* 64 bit GOT offset.  */
774 88570520 bellard
#define R_390_PLT64                25        /* 64 bit PC relative PLT address.  */
775 88570520 bellard
#define R_390_GOTENT                26        /* 32 bit PC rel. to GOT entry >> 1. */
776 88570520 bellard
#define R_390_GOTOFF16                27        /* 16 bit offset to GOT. */
777 88570520 bellard
#define R_390_GOTOFF64                28        /* 64 bit offset to GOT. */
778 88570520 bellard
#define R_390_GOTPLT12                29        /* 12 bit offset to jump slot.        */
779 88570520 bellard
#define R_390_GOTPLT16                30        /* 16 bit offset to jump slot.        */
780 88570520 bellard
#define R_390_GOTPLT32                31        /* 32 bit offset to jump slot.        */
781 88570520 bellard
#define R_390_GOTPLT64                32        /* 64 bit offset to jump slot.        */
782 88570520 bellard
#define R_390_GOTPLTENT                33        /* 32 bit rel. offset to jump slot.  */
783 88570520 bellard
#define R_390_PLTOFF16                34        /* 16 bit offset from GOT to PLT. */
784 88570520 bellard
#define R_390_PLTOFF32                35        /* 32 bit offset from GOT to PLT. */
785 88570520 bellard
#define R_390_PLTOFF64                36        /* 16 bit offset from GOT to PLT. */
786 88570520 bellard
#define R_390_TLS_LOAD                37        /* Tag for load insn in TLS code. */
787 88570520 bellard
#define R_390_TLS_GDCALL        38        /* Tag for function call in general
788 88570520 bellard
                                           dynamic TLS code.  */
789 88570520 bellard
#define R_390_TLS_LDCALL        39        /* Tag for function call in local
790 88570520 bellard
                                           dynamic TLS code.  */
791 88570520 bellard
#define R_390_TLS_GD32                40        /* Direct 32 bit for general dynamic
792 88570520 bellard
                                           thread local data.  */
793 88570520 bellard
#define R_390_TLS_GD64                41        /* Direct 64 bit for general dynamic
794 88570520 bellard
                                           thread local data.  */
795 88570520 bellard
#define R_390_TLS_GOTIE12        42        /* 12 bit GOT offset for static TLS
796 88570520 bellard
                                           block offset.  */
797 88570520 bellard
#define R_390_TLS_GOTIE32        43        /* 32 bit GOT offset for static TLS
798 88570520 bellard
                                           block offset.  */
799 88570520 bellard
#define R_390_TLS_GOTIE64        44        /* 64 bit GOT offset for static TLS
800 88570520 bellard
                                           block offset.  */
801 88570520 bellard
#define R_390_TLS_LDM32                45        /* Direct 32 bit for local dynamic
802 88570520 bellard
                                           thread local data in LD code.  */
803 88570520 bellard
#define R_390_TLS_LDM64                46        /* Direct 64 bit for local dynamic
804 88570520 bellard
                                           thread local data in LD code.  */
805 88570520 bellard
#define R_390_TLS_IE32                47        /* 32 bit address of GOT entry for
806 88570520 bellard
                                           negated static TLS block offset.  */
807 88570520 bellard
#define R_390_TLS_IE64                48        /* 64 bit address of GOT entry for
808 88570520 bellard
                                           negated static TLS block offset.  */
809 88570520 bellard
#define R_390_TLS_IEENT                49        /* 32 bit rel. offset to GOT entry for
810 88570520 bellard
                                           negated static TLS block offset.  */
811 88570520 bellard
#define R_390_TLS_LE32                50        /* 32 bit negated offset relative to
812 88570520 bellard
                                           static TLS block.  */
813 88570520 bellard
#define R_390_TLS_LE64                51        /* 64 bit negated offset relative to
814 88570520 bellard
                                           static TLS block.  */
815 88570520 bellard
#define R_390_TLS_LDO32                52        /* 32 bit offset relative to TLS
816 88570520 bellard
                                           block.  */
817 88570520 bellard
#define R_390_TLS_LDO64                53        /* 64 bit offset relative to TLS
818 88570520 bellard
                                           block.  */
819 88570520 bellard
#define R_390_TLS_DTPMOD        54        /* ID of module containing symbol.  */
820 88570520 bellard
#define R_390_TLS_DTPOFF        55        /* Offset in TLS block.  */
821 88570520 bellard
#define R_390_TLS_TPOFF                56        /* Negate offset in static TLS
822 88570520 bellard
                                           block.  */
823 88570520 bellard
/* Keep this the last entry.  */
824 88570520 bellard
#define R_390_NUM        57
825 88570520 bellard
826 88570520 bellard
/* x86-64 relocation types */
827 88570520 bellard
#define R_X86_64_NONE                0        /* No reloc */
828 88570520 bellard
#define R_X86_64_64                1        /* Direct 64 bit  */
829 88570520 bellard
#define R_X86_64_PC32                2        /* PC relative 32 bit signed */
830 88570520 bellard
#define R_X86_64_GOT32                3        /* 32 bit GOT entry */
831 88570520 bellard
#define R_X86_64_PLT32                4        /* 32 bit PLT address */
832 88570520 bellard
#define R_X86_64_COPY                5        /* Copy symbol at runtime */
833 88570520 bellard
#define R_X86_64_GLOB_DAT        6        /* Create GOT entry */
834 88570520 bellard
#define R_X86_64_JUMP_SLOT        7        /* Create PLT entry */
835 88570520 bellard
#define R_X86_64_RELATIVE        8        /* Adjust by program base */
836 88570520 bellard
#define R_X86_64_GOTPCREL        9        /* 32 bit signed pc relative
837 88570520 bellard
                                           offset to GOT */
838 88570520 bellard
#define R_X86_64_32                10        /* Direct 32 bit zero extended */
839 88570520 bellard
#define R_X86_64_32S                11        /* Direct 32 bit sign extended */
840 88570520 bellard
#define R_X86_64_16                12        /* Direct 16 bit zero extended */
841 88570520 bellard
#define R_X86_64_PC16                13        /* 16 bit sign extended pc relative */
842 88570520 bellard
#define R_X86_64_8                14        /* Direct 8 bit sign extended  */
843 88570520 bellard
#define R_X86_64_PC8                15        /* 8 bit sign extended pc relative */
844 88570520 bellard
845 88570520 bellard
#define R_X86_64_NUM                16
846 88570520 bellard
847 88570520 bellard
/* Legal values for e_flags field of Elf64_Ehdr.  */
848 88570520 bellard
849 88570520 bellard
#define EF_ALPHA_32BIT                1        /* All addresses are below 2GB */
850 88570520 bellard
851 88570520 bellard
/* HPPA specific definitions.  */
852 88570520 bellard
853 88570520 bellard
/* Legal values for e_flags field of Elf32_Ehdr.  */
854 88570520 bellard
855 88570520 bellard
#define EF_PARISC_TRAPNIL        0x00010000 /* Trap nil pointer dereference.  */
856 88570520 bellard
#define EF_PARISC_EXT                0x00020000 /* Program uses arch. extensions. */
857 88570520 bellard
#define EF_PARISC_LSB                0x00040000 /* Program expects little endian. */
858 88570520 bellard
#define EF_PARISC_WIDE                0x00080000 /* Program expects wide mode.  */
859 88570520 bellard
#define EF_PARISC_NO_KABP        0x00100000 /* No kernel assisted branch
860 88570520 bellard
                                              prediction.  */
861 88570520 bellard
#define EF_PARISC_LAZYSWAP        0x00400000 /* Allow lazy swapping.  */
862 88570520 bellard
#define EF_PARISC_ARCH                0x0000ffff /* Architecture version.  */
863 88570520 bellard
864 88570520 bellard
/* Defined values for `e_flags & EF_PARISC_ARCH' are:  */
865 88570520 bellard
866 88570520 bellard
#define EFA_PARISC_1_0                    0x020b /* PA-RISC 1.0 big-endian.  */
867 88570520 bellard
#define EFA_PARISC_1_1                    0x0210 /* PA-RISC 1.1 big-endian.  */
868 88570520 bellard
#define EFA_PARISC_2_0                    0x0214 /* PA-RISC 2.0 big-endian.  */
869 88570520 bellard
870 88570520 bellard
/* Additional section indeces.  */
871 88570520 bellard
872 88570520 bellard
#define SHN_PARISC_ANSI_COMMON        0xff00           /* Section for tenatively declared
873 88570520 bellard
                                              symbols in ANSI C.  */
874 88570520 bellard
#define SHN_PARISC_HUGE_COMMON        0xff01           /* Common blocks in huge model.  */
875 88570520 bellard
876 88570520 bellard
/* Legal values for sh_type field of Elf32_Shdr.  */
877 88570520 bellard
878 88570520 bellard
#define SHT_PARISC_EXT                0x70000000 /* Contains product specific ext. */
879 88570520 bellard
#define SHT_PARISC_UNWIND        0x70000001 /* Unwind information.  */
880 88570520 bellard
#define SHT_PARISC_DOC                0x70000002 /* Debug info for optimized code. */
881 88570520 bellard
882 88570520 bellard
/* Legal values for sh_flags field of Elf32_Shdr.  */
883 88570520 bellard
884 88570520 bellard
#define SHF_PARISC_SHORT        0x20000000 /* Section with short addressing. */
885 88570520 bellard
#define SHF_PARISC_HUGE                0x40000000 /* Section far from gp.  */
886 88570520 bellard
#define SHF_PARISC_SBP                0x80000000 /* Static branch prediction code. */
887 88570520 bellard
888 88570520 bellard
/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
889 88570520 bellard
890 88570520 bellard
#define STT_PARISC_MILLICODE        13        /* Millicode function entry point.  */
891 88570520 bellard
892 88570520 bellard
#define STT_HP_OPAQUE                (STT_LOOS + 0x1)
893 88570520 bellard
#define STT_HP_STUB                (STT_LOOS + 0x2)
894 88570520 bellard
895 88570520 bellard
/* HPPA relocs.  */
896 88570520 bellard
897 88570520 bellard
#define R_PARISC_NONE                0        /* No reloc.  */
898 88570520 bellard
#define R_PARISC_DIR32                1        /* Direct 32-bit reference.  */
899 88570520 bellard
#define R_PARISC_DIR21L                2        /* Left 21 bits of eff. address.  */
900 88570520 bellard
#define R_PARISC_DIR17R                3        /* Right 17 bits of eff. address.  */
901 88570520 bellard
#define R_PARISC_DIR17F                4        /* 17 bits of eff. address.  */
902 88570520 bellard
#define R_PARISC_DIR14R                6        /* Right 14 bits of eff. address.  */
903 88570520 bellard
#define R_PARISC_PCREL32        9        /* 32-bit rel. address.  */
904 88570520 bellard
#define R_PARISC_PCREL21L        10        /* Left 21 bits of rel. address.  */
905 88570520 bellard
#define R_PARISC_PCREL17R        11        /* Right 17 bits of rel. address.  */
906 88570520 bellard
#define R_PARISC_PCREL17F        12        /* 17 bits of rel. address.  */
907 88570520 bellard
#define R_PARISC_PCREL14R        14        /* Right 14 bits of rel. address.  */
908 88570520 bellard
#define R_PARISC_DPREL21L        18        /* Left 21 bits of rel. address.  */
909 88570520 bellard
#define R_PARISC_DPREL14R        22        /* Right 14 bits of rel. address.  */
910 88570520 bellard
#define R_PARISC_GPREL21L        26        /* GP-relative, left 21 bits.  */
911 88570520 bellard
#define R_PARISC_GPREL14R        30        /* GP-relative, right 14 bits.  */
912 88570520 bellard
#define R_PARISC_LTOFF21L        34        /* LT-relative, left 21 bits.  */
913 88570520 bellard
#define R_PARISC_LTOFF14R        38        /* LT-relative, right 14 bits.  */
914 88570520 bellard
#define R_PARISC_SECREL32        41        /* 32 bits section rel. address.  */
915 88570520 bellard
#define R_PARISC_SEGBASE        48        /* No relocation, set segment base.  */
916 88570520 bellard
#define R_PARISC_SEGREL32        49        /* 32 bits segment rel. address.  */
917 88570520 bellard
#define R_PARISC_PLTOFF21L        50        /* PLT rel. address, left 21 bits.  */
918 88570520 bellard
#define R_PARISC_PLTOFF14R        54        /* PLT rel. address, right 14 bits.  */
919 88570520 bellard
#define R_PARISC_LTOFF_FPTR32        57        /* 32 bits LT-rel. function pointer. */
920 88570520 bellard
#define R_PARISC_LTOFF_FPTR21L        58        /* LT-rel. fct ptr, left 21 bits. */
921 88570520 bellard
#define R_PARISC_LTOFF_FPTR14R        62        /* LT-rel. fct ptr, right 14 bits. */
922 88570520 bellard
#define R_PARISC_FPTR64                64        /* 64 bits function address.  */
923 88570520 bellard
#define R_PARISC_PLABEL32        65        /* 32 bits function address.  */
924 88570520 bellard
#define R_PARISC_PCREL64        72        /* 64 bits PC-rel. address.  */
925 88570520 bellard
#define R_PARISC_PCREL22F        74        /* 22 bits PC-rel. address.  */
926 88570520 bellard
#define R_PARISC_PCREL14WR        75        /* PC-rel. address, right 14 bits.  */
927 88570520 bellard
#define R_PARISC_PCREL14DR        76        /* PC rel. address, right 14 bits.  */
928 88570520 bellard
#define R_PARISC_PCREL16F        77        /* 16 bits PC-rel. address.  */
929 88570520 bellard
#define R_PARISC_PCREL16WF        78        /* 16 bits PC-rel. address.  */
930 88570520 bellard
#define R_PARISC_PCREL16DF        79        /* 16 bits PC-rel. address.  */
931 88570520 bellard
#define R_PARISC_DIR64                80        /* 64 bits of eff. address.  */
932 88570520 bellard
#define R_PARISC_DIR14WR        83        /* 14 bits of eff. address.  */
933 88570520 bellard
#define R_PARISC_DIR14DR        84        /* 14 bits of eff. address.  */
934 88570520 bellard
#define R_PARISC_DIR16F                85        /* 16 bits of eff. address.  */
935 88570520 bellard
#define R_PARISC_DIR16WF        86        /* 16 bits of eff. address.  */
936 88570520 bellard
#define R_PARISC_DIR16DF        87        /* 16 bits of eff. address.  */
937 88570520 bellard
#define R_PARISC_GPREL64        88        /* 64 bits of GP-rel. address.  */
938 88570520 bellard
#define R_PARISC_GPREL14WR        91        /* GP-rel. address, right 14 bits.  */
939 88570520 bellard
#define R_PARISC_GPREL14DR        92        /* GP-rel. address, right 14 bits.  */
940 88570520 bellard
#define R_PARISC_GPREL16F        93        /* 16 bits GP-rel. address.  */
941 88570520 bellard
#define R_PARISC_GPREL16WF        94        /* 16 bits GP-rel. address.  */
942 88570520 bellard
#define R_PARISC_GPREL16DF        95        /* 16 bits GP-rel. address.  */
943 88570520 bellard
#define R_PARISC_LTOFF64        96        /* 64 bits LT-rel. address.  */
944 88570520 bellard
#define R_PARISC_LTOFF14WR        99        /* LT-rel. address, right 14 bits.  */
945 88570520 bellard
#define R_PARISC_LTOFF14DR        100        /* LT-rel. address, right 14 bits.  */
946 88570520 bellard
#define R_PARISC_LTOFF16F        101        /* 16 bits LT-rel. address.  */
947 88570520 bellard
#define R_PARISC_LTOFF16WF        102        /* 16 bits LT-rel. address.  */
948 88570520 bellard
#define R_PARISC_LTOFF16DF        103        /* 16 bits LT-rel. address.  */
949 88570520 bellard
#define R_PARISC_SECREL64        104        /* 64 bits section rel. address.  */
950 88570520 bellard
#define R_PARISC_SEGREL64        112        /* 64 bits segment rel. address.  */
951 88570520 bellard
#define R_PARISC_PLTOFF14WR        115        /* PLT-rel. address, right 14 bits.  */
952 88570520 bellard
#define R_PARISC_PLTOFF14DR        116        /* PLT-rel. address, right 14 bits.  */
953 88570520 bellard
#define R_PARISC_PLTOFF16F        117        /* 16 bits LT-rel. address.  */
954 88570520 bellard
#define R_PARISC_PLTOFF16WF        118        /* 16 bits PLT-rel. address.  */
955 88570520 bellard
#define R_PARISC_PLTOFF16DF        119        /* 16 bits PLT-rel. address.  */
956 88570520 bellard
#define R_PARISC_LTOFF_FPTR64        120        /* 64 bits LT-rel. function ptr.  */
957 88570520 bellard
#define R_PARISC_LTOFF_FPTR14WR        123        /* LT-rel. fct. ptr., right 14 bits. */
958 88570520 bellard
#define R_PARISC_LTOFF_FPTR14DR        124        /* LT-rel. fct. ptr., right 14 bits. */
959 88570520 bellard
#define R_PARISC_LTOFF_FPTR16F        125        /* 16 bits LT-rel. function ptr.  */
960 88570520 bellard
#define R_PARISC_LTOFF_FPTR16WF        126        /* 16 bits LT-rel. function ptr.  */
961 88570520 bellard
#define R_PARISC_LTOFF_FPTR16DF        127        /* 16 bits LT-rel. function ptr.  */
962 88570520 bellard
#define R_PARISC_LORESERVE        128
963 88570520 bellard
#define R_PARISC_COPY                128        /* Copy relocation.  */
964 88570520 bellard
#define R_PARISC_IPLT                129        /* Dynamic reloc, imported PLT */
965 88570520 bellard
#define R_PARISC_EPLT                130        /* Dynamic reloc, exported PLT */
966 88570520 bellard
#define R_PARISC_TPREL32        153        /* 32 bits TP-rel. address.  */
967 88570520 bellard
#define R_PARISC_TPREL21L        154        /* TP-rel. address, left 21 bits.  */
968 88570520 bellard
#define R_PARISC_TPREL14R        158        /* TP-rel. address, right 14 bits.  */
969 88570520 bellard
#define R_PARISC_LTOFF_TP21L        162        /* LT-TP-rel. address, left 21 bits. */
970 88570520 bellard
#define R_PARISC_LTOFF_TP14R        166        /* LT-TP-rel. address, right 14 bits.*/
971 88570520 bellard
#define R_PARISC_LTOFF_TP14F        167        /* 14 bits LT-TP-rel. address.  */
972 88570520 bellard
#define R_PARISC_TPREL64        216        /* 64 bits TP-rel. address.  */
973 88570520 bellard
#define R_PARISC_TPREL14WR        219        /* TP-rel. address, right 14 bits.  */
974 88570520 bellard
#define R_PARISC_TPREL14DR        220        /* TP-rel. address, right 14 bits.  */
975 88570520 bellard
#define R_PARISC_TPREL16F        221        /* 16 bits TP-rel. address.  */
976 88570520 bellard
#define R_PARISC_TPREL16WF        222        /* 16 bits TP-rel. address.  */
977 88570520 bellard
#define R_PARISC_TPREL16DF        223        /* 16 bits TP-rel. address.  */
978 88570520 bellard
#define R_PARISC_LTOFF_TP64        224        /* 64 bits LT-TP-rel. address.  */
979 88570520 bellard
#define R_PARISC_LTOFF_TP14WR        227        /* LT-TP-rel. address, right 14 bits.*/
980 88570520 bellard
#define R_PARISC_LTOFF_TP14DR        228        /* LT-TP-rel. address, right 14 bits.*/
981 88570520 bellard
#define R_PARISC_LTOFF_TP16F        229        /* 16 bits LT-TP-rel. address.  */
982 88570520 bellard
#define R_PARISC_LTOFF_TP16WF        230        /* 16 bits LT-TP-rel. address.  */
983 88570520 bellard
#define R_PARISC_LTOFF_TP16DF        231        /* 16 bits LT-TP-rel. address.  */
984 88570520 bellard
#define R_PARISC_HIRESERVE        255
985 88570520 bellard
986 88570520 bellard
/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */
987 88570520 bellard
988 88570520 bellard
#define PT_HP_TLS                (PT_LOOS + 0x0)
989 88570520 bellard
#define PT_HP_CORE_NONE                (PT_LOOS + 0x1)
990 88570520 bellard
#define PT_HP_CORE_VERSION        (PT_LOOS + 0x2)
991 88570520 bellard
#define PT_HP_CORE_KERNEL        (PT_LOOS + 0x3)
992 88570520 bellard
#define PT_HP_CORE_COMM                (PT_LOOS + 0x4)
993 88570520 bellard
#define PT_HP_CORE_PROC                (PT_LOOS + 0x5)
994 88570520 bellard
#define PT_HP_CORE_LOADABLE        (PT_LOOS + 0x6)
995 88570520 bellard
#define PT_HP_CORE_STACK        (PT_LOOS + 0x7)
996 88570520 bellard
#define PT_HP_CORE_SHM                (PT_LOOS + 0x8)
997 88570520 bellard
#define PT_HP_CORE_MMF                (PT_LOOS + 0x9)
998 88570520 bellard
#define PT_HP_PARALLEL                (PT_LOOS + 0x10)
999 88570520 bellard
#define PT_HP_FASTBIND                (PT_LOOS + 0x11)
1000 88570520 bellard
#define PT_HP_OPT_ANNOT                (PT_LOOS + 0x12)
1001 88570520 bellard
#define PT_HP_HSL_ANNOT                (PT_LOOS + 0x13)
1002 88570520 bellard
#define PT_HP_STACK                (PT_LOOS + 0x14)
1003 88570520 bellard
1004 88570520 bellard
#define PT_PARISC_ARCHEXT        0x70000000
1005 88570520 bellard
#define PT_PARISC_UNWIND        0x70000001
1006 88570520 bellard
1007 88570520 bellard
/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */
1008 88570520 bellard
1009 88570520 bellard
#define PF_PARISC_SBP                0x08000000
1010 88570520 bellard
1011 88570520 bellard
#define PF_HP_PAGE_SIZE                0x00100000
1012 88570520 bellard
#define PF_HP_FAR_SHARED        0x00200000
1013 88570520 bellard
#define PF_HP_NEAR_SHARED        0x00400000
1014 88570520 bellard
#define PF_HP_CODE                0x01000000
1015 88570520 bellard
#define PF_HP_MODIFY                0x02000000
1016 88570520 bellard
#define PF_HP_LAZYSWAP                0x04000000
1017 88570520 bellard
#define PF_HP_SBP                0x08000000
1018 88570520 bellard
1019 0d330196 bellard
/* IA-64 specific declarations.  */
1020 0d330196 bellard
1021 0d330196 bellard
/* Processor specific flags for the Ehdr e_flags field.  */
1022 0d330196 bellard
#define EF_IA_64_MASKOS                0x0000000f        /* os-specific flags */
1023 0d330196 bellard
#define EF_IA_64_ABI64                0x00000010        /* 64-bit ABI */
1024 0d330196 bellard
#define EF_IA_64_ARCH                0xff000000        /* arch. version mask */
1025 0d330196 bellard
1026 0d330196 bellard
/* Processor specific values for the Phdr p_type field.  */
1027 0d330196 bellard
#define PT_IA_64_ARCHEXT        (PT_LOPROC + 0)        /* arch extension bits */
1028 0d330196 bellard
#define PT_IA_64_UNWIND                (PT_LOPROC + 1)        /* ia64 unwind bits */
1029 0d330196 bellard
1030 0d330196 bellard
/* Processor specific flags for the Phdr p_flags field.  */
1031 0d330196 bellard
#define PF_IA_64_NORECOV        0x80000000        /* spec insns w/o recovery */
1032 0d330196 bellard
1033 0d330196 bellard
/* Processor specific values for the Shdr sh_type field.  */
1034 0d330196 bellard
#define SHT_IA_64_EXT                (SHT_LOPROC + 0) /* extension bits */
1035 0d330196 bellard
#define SHT_IA_64_UNWIND        (SHT_LOPROC + 1) /* unwind bits */
1036 0d330196 bellard
1037 0d330196 bellard
/* Processor specific flags for the Shdr sh_flags field.  */
1038 0d330196 bellard
#define SHF_IA_64_SHORT                0x10000000        /* section near gp */
1039 0d330196 bellard
#define SHF_IA_64_NORECOV        0x20000000        /* spec insns w/o recovery */
1040 0d330196 bellard
1041 0d330196 bellard
/* Processor specific values for the Dyn d_tag field.  */
1042 0d330196 bellard
#define DT_IA_64_PLT_RESERVE        (DT_LOPROC + 0)
1043 0d330196 bellard
#define DT_IA_64_NUM                1
1044 0d330196 bellard
1045 0d330196 bellard
/* IA-64 relocations.  */
1046 0d330196 bellard
#define R_IA64_NONE                0x00        /* none */
1047 0d330196 bellard
#define R_IA64_IMM14                0x21        /* symbol + addend, add imm14 */
1048 0d330196 bellard
#define R_IA64_IMM22                0x22        /* symbol + addend, add imm22 */
1049 0d330196 bellard
#define R_IA64_IMM64                0x23        /* symbol + addend, mov imm64 */
1050 0d330196 bellard
#define R_IA64_DIR32MSB                0x24        /* symbol + addend, data4 MSB */
1051 0d330196 bellard
#define R_IA64_DIR32LSB                0x25        /* symbol + addend, data4 LSB */
1052 0d330196 bellard
#define R_IA64_DIR64MSB                0x26        /* symbol + addend, data8 MSB */
1053 0d330196 bellard
#define R_IA64_DIR64LSB                0x27        /* symbol + addend, data8 LSB */
1054 0d330196 bellard
#define R_IA64_GPREL22                0x2a        /* @gprel(sym + add), add imm22 */
1055 0d330196 bellard
#define R_IA64_GPREL64I                0x2b        /* @gprel(sym + add), mov imm64 */
1056 0d330196 bellard
#define R_IA64_GPREL32MSB        0x2c        /* @gprel(sym + add), data4 MSB */
1057 0d330196 bellard
#define R_IA64_GPREL32LSB        0x2d        /* @gprel(sym + add), data4 LSB */
1058 0d330196 bellard
#define R_IA64_GPREL64MSB        0x2e        /* @gprel(sym + add), data8 MSB */
1059 0d330196 bellard
#define R_IA64_GPREL64LSB        0x2f        /* @gprel(sym + add), data8 LSB */
1060 0d330196 bellard
#define R_IA64_LTOFF22                0x32        /* @ltoff(sym + add), add imm22 */
1061 0d330196 bellard
#define R_IA64_LTOFF64I                0x33        /* @ltoff(sym + add), mov imm64 */
1062 0d330196 bellard
#define R_IA64_PLTOFF22                0x3a        /* @pltoff(sym + add), add imm22 */
1063 0d330196 bellard
#define R_IA64_PLTOFF64I        0x3b        /* @pltoff(sym + add), mov imm64 */
1064 0d330196 bellard
#define R_IA64_PLTOFF64MSB        0x3e        /* @pltoff(sym + add), data8 MSB */
1065 0d330196 bellard
#define R_IA64_PLTOFF64LSB        0x3f        /* @pltoff(sym + add), data8 LSB */
1066 0d330196 bellard
#define R_IA64_FPTR64I                0x43        /* @fptr(sym + add), mov imm64 */
1067 0d330196 bellard
#define R_IA64_FPTR32MSB        0x44        /* @fptr(sym + add), data4 MSB */
1068 0d330196 bellard
#define R_IA64_FPTR32LSB        0x45        /* @fptr(sym + add), data4 LSB */
1069 0d330196 bellard
#define R_IA64_FPTR64MSB        0x46        /* @fptr(sym + add), data8 MSB */
1070 0d330196 bellard
#define R_IA64_FPTR64LSB        0x47        /* @fptr(sym + add), data8 LSB */
1071 0d330196 bellard
#define R_IA64_PCREL60B                0x48        /* @pcrel(sym + add), brl */
1072 0d330196 bellard
#define R_IA64_PCREL21B                0x49        /* @pcrel(sym + add), ptb, call */
1073 0d330196 bellard
#define R_IA64_PCREL21M                0x4a        /* @pcrel(sym + add), chk.s */
1074 0d330196 bellard
#define R_IA64_PCREL21F                0x4b        /* @pcrel(sym + add), fchkf */
1075 0d330196 bellard
#define R_IA64_PCREL32MSB        0x4c        /* @pcrel(sym + add), data4 MSB */
1076 0d330196 bellard
#define R_IA64_PCREL32LSB        0x4d        /* @pcrel(sym + add), data4 LSB */
1077 0d330196 bellard
#define R_IA64_PCREL64MSB        0x4e        /* @pcrel(sym + add), data8 MSB */
1078 0d330196 bellard
#define R_IA64_PCREL64LSB        0x4f        /* @pcrel(sym + add), data8 LSB */
1079 0d330196 bellard
#define R_IA64_LTOFF_FPTR22        0x52        /* @ltoff(@fptr(s+a)), imm22 */
1080 0d330196 bellard
#define R_IA64_LTOFF_FPTR64I        0x53        /* @ltoff(@fptr(s+a)), imm64 */
1081 0d330196 bellard
#define R_IA64_LTOFF_FPTR32MSB        0x54        /* @ltoff(@fptr(s+a)), data4 MSB */
1082 0d330196 bellard
#define R_IA64_LTOFF_FPTR32LSB        0x55        /* @ltoff(@fptr(s+a)), data4 LSB */
1083 0d330196 bellard
#define R_IA64_LTOFF_FPTR64MSB        0x56        /* @ltoff(@fptr(s+a)), data8 MSB */
1084 0d330196 bellard
#define R_IA64_LTOFF_FPTR64LSB        0x57        /* @ltoff(@fptr(s+a)), data8 LSB */
1085 0d330196 bellard
#define R_IA64_SEGREL32MSB        0x5c        /* @segrel(sym + add), data4 MSB */
1086 0d330196 bellard
#define R_IA64_SEGREL32LSB        0x5d        /* @segrel(sym + add), data4 LSB */
1087 0d330196 bellard
#define R_IA64_SEGREL64MSB        0x5e        /* @segrel(sym + add), data8 MSB */
1088 0d330196 bellard
#define R_IA64_SEGREL64LSB        0x5f        /* @segrel(sym + add), data8 LSB */
1089 0d330196 bellard
#define R_IA64_SECREL32MSB        0x64        /* @secrel(sym + add), data4 MSB */
1090 0d330196 bellard
#define R_IA64_SECREL32LSB        0x65        /* @secrel(sym + add), data4 LSB */
1091 0d330196 bellard
#define R_IA64_SECREL64MSB        0x66        /* @secrel(sym + add), data8 MSB */
1092 0d330196 bellard
#define R_IA64_SECREL64LSB        0x67        /* @secrel(sym + add), data8 LSB */
1093 0d330196 bellard
#define R_IA64_REL32MSB                0x6c        /* data 4 + REL */
1094 0d330196 bellard
#define R_IA64_REL32LSB                0x6d        /* data 4 + REL */
1095 0d330196 bellard
#define R_IA64_REL64MSB                0x6e        /* data 8 + REL */
1096 0d330196 bellard
#define R_IA64_REL64LSB                0x6f        /* data 8 + REL */
1097 0d330196 bellard
#define R_IA64_LTV32MSB                0x74        /* symbol + addend, data4 MSB */
1098 0d330196 bellard
#define R_IA64_LTV32LSB                0x75        /* symbol + addend, data4 LSB */
1099 0d330196 bellard
#define R_IA64_LTV64MSB                0x76        /* symbol + addend, data8 MSB */
1100 0d330196 bellard
#define R_IA64_LTV64LSB                0x77        /* symbol + addend, data8 LSB */
1101 0d330196 bellard
#define R_IA64_PCREL21BI        0x79        /* @pcrel(sym + add), 21bit inst */
1102 0d330196 bellard
#define R_IA64_PCREL22                0x7a        /* @pcrel(sym + add), 22bit inst */
1103 0d330196 bellard
#define R_IA64_PCREL64I                0x7b        /* @pcrel(sym + add), 64bit inst */
1104 0d330196 bellard
#define R_IA64_IPLTMSB                0x80        /* dynamic reloc, imported PLT, MSB */
1105 0d330196 bellard
#define R_IA64_IPLTLSB                0x81        /* dynamic reloc, imported PLT, LSB */
1106 0d330196 bellard
#define R_IA64_COPY                0x84        /* copy relocation */
1107 0d330196 bellard
#define R_IA64_SUB                0x85        /* Addend and symbol difference */
1108 0d330196 bellard
#define R_IA64_LTOFF22X                0x86        /* LTOFF22, relaxable.  */
1109 0d330196 bellard
#define R_IA64_LDXMOV                0x87        /* Use of LTOFF22X.  */
1110 0d330196 bellard
#define R_IA64_TPREL14                0x91        /* @tprel(sym + add), imm14 */
1111 0d330196 bellard
#define R_IA64_TPREL22                0x92        /* @tprel(sym + add), imm22 */
1112 0d330196 bellard
#define R_IA64_TPREL64I                0x93        /* @tprel(sym + add), imm64 */
1113 0d330196 bellard
#define R_IA64_TPREL64MSB        0x96        /* @tprel(sym + add), data8 MSB */
1114 0d330196 bellard
#define R_IA64_TPREL64LSB        0x97        /* @tprel(sym + add), data8 LSB */
1115 0d330196 bellard
#define R_IA64_LTOFF_TPREL22        0x9a        /* @ltoff(@tprel(s+a)), imm2 */
1116 0d330196 bellard
#define R_IA64_DTPMOD64MSB        0xa6        /* @dtpmod(sym + add), data8 MSB */
1117 0d330196 bellard
#define R_IA64_DTPMOD64LSB        0xa7        /* @dtpmod(sym + add), data8 LSB */
1118 0d330196 bellard
#define R_IA64_LTOFF_DTPMOD22        0xaa        /* @ltoff(@dtpmod(sym + add)), imm22 */
1119 0d330196 bellard
#define R_IA64_DTPREL14                0xb1        /* @dtprel(sym + add), imm14 */
1120 0d330196 bellard
#define R_IA64_DTPREL22                0xb2        /* @dtprel(sym + add), imm22 */
1121 0d330196 bellard
#define R_IA64_DTPREL64I        0xb3        /* @dtprel(sym + add), imm64 */
1122 0d330196 bellard
#define R_IA64_DTPREL32MSB        0xb4        /* @dtprel(sym + add), data4 MSB */
1123 0d330196 bellard
#define R_IA64_DTPREL32LSB        0xb5        /* @dtprel(sym + add), data4 LSB */
1124 0d330196 bellard
#define R_IA64_DTPREL64MSB        0xb6        /* @dtprel(sym + add), data8 MSB */
1125 0d330196 bellard
#define R_IA64_DTPREL64LSB        0xb7        /* @dtprel(sym + add), data8 LSB */
1126 0d330196 bellard
#define R_IA64_LTOFF_DTPREL22        0xba        /* @ltoff(@dtprel(s+a)), imm22 */
1127 88570520 bellard
1128 31e31b8a bellard
typedef struct elf32_rel {
1129 31e31b8a bellard
  Elf32_Addr        r_offset;
1130 31e31b8a bellard
  Elf32_Word        r_info;
1131 31e31b8a bellard
} Elf32_Rel;
1132 31e31b8a bellard
1133 31e31b8a bellard
typedef struct elf64_rel {
1134 88570520 bellard
  Elf64_Addr r_offset;        /* Location at which to apply the action */
1135 88570520 bellard
  Elf64_Xword r_info;        /* index and type of relocation */
1136 31e31b8a bellard
} Elf64_Rel;
1137 31e31b8a bellard
1138 31e31b8a bellard
typedef struct elf32_rela{
1139 31e31b8a bellard
  Elf32_Addr        r_offset;
1140 31e31b8a bellard
  Elf32_Word        r_info;
1141 31e31b8a bellard
  Elf32_Sword        r_addend;
1142 31e31b8a bellard
} Elf32_Rela;
1143 31e31b8a bellard
1144 31e31b8a bellard
typedef struct elf64_rela {
1145 88570520 bellard
  Elf64_Addr r_offset;        /* Location at which to apply the action */
1146 88570520 bellard
  Elf64_Xword r_info;        /* index and type of relocation */
1147 88570520 bellard
  Elf64_Sxword r_addend;        /* Constant addend used to compute value */
1148 31e31b8a bellard
} Elf64_Rela;
1149 31e31b8a bellard
1150 31e31b8a bellard
typedef struct elf32_sym{
1151 31e31b8a bellard
  Elf32_Word        st_name;
1152 31e31b8a bellard
  Elf32_Addr        st_value;
1153 31e31b8a bellard
  Elf32_Word        st_size;
1154 31e31b8a bellard
  unsigned char        st_info;
1155 31e31b8a bellard
  unsigned char        st_other;
1156 31e31b8a bellard
  Elf32_Half        st_shndx;
1157 31e31b8a bellard
} Elf32_Sym;
1158 31e31b8a bellard
1159 31e31b8a bellard
typedef struct elf64_sym {
1160 88570520 bellard
  Elf64_Word st_name;                /* Symbol name, index in string tbl */
1161 88570520 bellard
  unsigned char        st_info;        /* Type and binding attributes */
1162 88570520 bellard
  unsigned char        st_other;        /* No defined meaning, 0 */
1163 88570520 bellard
  Elf64_Half st_shndx;                /* Associated section index */
1164 88570520 bellard
  Elf64_Addr st_value;                /* Value of the symbol */
1165 88570520 bellard
  Elf64_Xword st_size;                /* Associated symbol size */
1166 31e31b8a bellard
} Elf64_Sym;
1167 31e31b8a bellard
1168 31e31b8a bellard
1169 31e31b8a bellard
#define EI_NIDENT        16
1170 31e31b8a bellard
1171 783e9b48 Wen Congyang
/* Special value for e_phnum.  This indicates that the real number of
1172 783e9b48 Wen Congyang
   program headers is too large to fit into e_phnum.  Instead the real
1173 783e9b48 Wen Congyang
   value is in the field sh_info of section 0.  */
1174 783e9b48 Wen Congyang
#define PN_XNUM         0xffff
1175 783e9b48 Wen Congyang
1176 31e31b8a bellard
typedef struct elf32_hdr{
1177 31e31b8a bellard
  unsigned char        e_ident[EI_NIDENT];
1178 31e31b8a bellard
  Elf32_Half        e_type;
1179 31e31b8a bellard
  Elf32_Half        e_machine;
1180 31e31b8a bellard
  Elf32_Word        e_version;
1181 31e31b8a bellard
  Elf32_Addr        e_entry;  /* Entry point */
1182 31e31b8a bellard
  Elf32_Off        e_phoff;
1183 31e31b8a bellard
  Elf32_Off        e_shoff;
1184 31e31b8a bellard
  Elf32_Word        e_flags;
1185 31e31b8a bellard
  Elf32_Half        e_ehsize;
1186 31e31b8a bellard
  Elf32_Half        e_phentsize;
1187 31e31b8a bellard
  Elf32_Half        e_phnum;
1188 31e31b8a bellard
  Elf32_Half        e_shentsize;
1189 31e31b8a bellard
  Elf32_Half        e_shnum;
1190 31e31b8a bellard
  Elf32_Half        e_shstrndx;
1191 31e31b8a bellard
} Elf32_Ehdr;
1192 31e31b8a bellard
1193 31e31b8a bellard
typedef struct elf64_hdr {
1194 31e31b8a bellard
  unsigned char        e_ident[16];                /* ELF "magic number" */
1195 88570520 bellard
  Elf64_Half e_type;
1196 88570520 bellard
  Elf64_Half e_machine;
1197 88570520 bellard
  Elf64_Word e_version;
1198 88570520 bellard
  Elf64_Addr e_entry;                /* Entry point virtual address */
1199 88570520 bellard
  Elf64_Off e_phoff;                /* Program header table file offset */
1200 88570520 bellard
  Elf64_Off e_shoff;                /* Section header table file offset */
1201 88570520 bellard
  Elf64_Word e_flags;
1202 88570520 bellard
  Elf64_Half e_ehsize;
1203 88570520 bellard
  Elf64_Half e_phentsize;
1204 88570520 bellard
  Elf64_Half e_phnum;
1205 88570520 bellard
  Elf64_Half e_shentsize;
1206 88570520 bellard
  Elf64_Half e_shnum;
1207 88570520 bellard
  Elf64_Half e_shstrndx;
1208 31e31b8a bellard
} Elf64_Ehdr;
1209 31e31b8a bellard
1210 31e31b8a bellard
/* These constants define the permissions on sections in the program
1211 31e31b8a bellard
   header, p_flags. */
1212 31e31b8a bellard
#define PF_R                0x4
1213 31e31b8a bellard
#define PF_W                0x2
1214 31e31b8a bellard
#define PF_X                0x1
1215 31e31b8a bellard
1216 31e31b8a bellard
typedef struct elf32_phdr{
1217 31e31b8a bellard
  Elf32_Word        p_type;
1218 31e31b8a bellard
  Elf32_Off        p_offset;
1219 31e31b8a bellard
  Elf32_Addr        p_vaddr;
1220 31e31b8a bellard
  Elf32_Addr        p_paddr;
1221 31e31b8a bellard
  Elf32_Word        p_filesz;
1222 31e31b8a bellard
  Elf32_Word        p_memsz;
1223 31e31b8a bellard
  Elf32_Word        p_flags;
1224 31e31b8a bellard
  Elf32_Word        p_align;
1225 31e31b8a bellard
} Elf32_Phdr;
1226 31e31b8a bellard
1227 31e31b8a bellard
typedef struct elf64_phdr {
1228 88570520 bellard
  Elf64_Word p_type;
1229 88570520 bellard
  Elf64_Word p_flags;
1230 88570520 bellard
  Elf64_Off p_offset;                /* Segment file offset */
1231 88570520 bellard
  Elf64_Addr p_vaddr;                /* Segment virtual address */
1232 88570520 bellard
  Elf64_Addr p_paddr;                /* Segment physical address */
1233 88570520 bellard
  Elf64_Xword p_filesz;                /* Segment size in file */
1234 88570520 bellard
  Elf64_Xword p_memsz;                /* Segment size in memory */
1235 88570520 bellard
  Elf64_Xword p_align;                /* Segment alignment, file & memory */
1236 31e31b8a bellard
} Elf64_Phdr;
1237 31e31b8a bellard
1238 31e31b8a bellard
/* sh_type */
1239 31e31b8a bellard
#define SHT_NULL        0
1240 31e31b8a bellard
#define SHT_PROGBITS        1
1241 31e31b8a bellard
#define SHT_SYMTAB        2
1242 31e31b8a bellard
#define SHT_STRTAB        3
1243 31e31b8a bellard
#define SHT_RELA        4
1244 31e31b8a bellard
#define SHT_HASH        5
1245 31e31b8a bellard
#define SHT_DYNAMIC        6
1246 31e31b8a bellard
#define SHT_NOTE        7
1247 31e31b8a bellard
#define SHT_NOBITS        8
1248 31e31b8a bellard
#define SHT_REL                9
1249 31e31b8a bellard
#define SHT_SHLIB        10
1250 31e31b8a bellard
#define SHT_DYNSYM        11
1251 31e31b8a bellard
#define SHT_NUM                12
1252 31e31b8a bellard
#define SHT_LOPROC        0x70000000
1253 31e31b8a bellard
#define SHT_HIPROC        0x7fffffff
1254 31e31b8a bellard
#define SHT_LOUSER        0x80000000
1255 31e31b8a bellard
#define SHT_HIUSER        0xffffffff
1256 88570520 bellard
#define SHT_MIPS_LIST                0x70000000
1257 88570520 bellard
#define SHT_MIPS_CONFLICT        0x70000002
1258 88570520 bellard
#define SHT_MIPS_GPTAB                0x70000003
1259 88570520 bellard
#define SHT_MIPS_UCODE                0x70000004
1260 31e31b8a bellard
1261 31e31b8a bellard
/* sh_flags */
1262 31e31b8a bellard
#define SHF_WRITE        0x1
1263 31e31b8a bellard
#define SHF_ALLOC        0x2
1264 31e31b8a bellard
#define SHF_EXECINSTR        0x4
1265 31e31b8a bellard
#define SHF_MASKPROC        0xf0000000
1266 88570520 bellard
#define SHF_MIPS_GPREL        0x10000000
1267 31e31b8a bellard
1268 31e31b8a bellard
/* special section indexes */
1269 31e31b8a bellard
#define SHN_UNDEF        0
1270 31e31b8a bellard
#define SHN_LORESERVE        0xff00
1271 31e31b8a bellard
#define SHN_LOPROC        0xff00
1272 31e31b8a bellard
#define SHN_HIPROC        0xff1f
1273 31e31b8a bellard
#define SHN_ABS                0xfff1
1274 31e31b8a bellard
#define SHN_COMMON        0xfff2
1275 31e31b8a bellard
#define SHN_HIRESERVE        0xffff
1276 88570520 bellard
#define SHN_MIPS_ACCOMON        0xff00
1277 5fafdf24 ths
1278 88570520 bellard
typedef struct elf32_shdr {
1279 31e31b8a bellard
  Elf32_Word        sh_name;
1280 31e31b8a bellard
  Elf32_Word        sh_type;
1281 31e31b8a bellard
  Elf32_Word        sh_flags;
1282 31e31b8a bellard
  Elf32_Addr        sh_addr;
1283 31e31b8a bellard
  Elf32_Off        sh_offset;
1284 31e31b8a bellard
  Elf32_Word        sh_size;
1285 31e31b8a bellard
  Elf32_Word        sh_link;
1286 31e31b8a bellard
  Elf32_Word        sh_info;
1287 31e31b8a bellard
  Elf32_Word        sh_addralign;
1288 31e31b8a bellard
  Elf32_Word        sh_entsize;
1289 31e31b8a bellard
} Elf32_Shdr;
1290 31e31b8a bellard
1291 31e31b8a bellard
typedef struct elf64_shdr {
1292 88570520 bellard
  Elf64_Word sh_name;                /* Section name, index in string tbl */
1293 88570520 bellard
  Elf64_Word sh_type;                /* Type of section */
1294 88570520 bellard
  Elf64_Xword sh_flags;                /* Miscellaneous section attributes */
1295 88570520 bellard
  Elf64_Addr sh_addr;                /* Section virtual addr at execution */
1296 88570520 bellard
  Elf64_Off sh_offset;                /* Section file offset */
1297 88570520 bellard
  Elf64_Xword sh_size;                /* Size of section in bytes */
1298 88570520 bellard
  Elf64_Word sh_link;                /* Index of another section */
1299 88570520 bellard
  Elf64_Word sh_info;                /* Additional section information */
1300 88570520 bellard
  Elf64_Xword sh_addralign;        /* Section alignment */
1301 88570520 bellard
  Elf64_Xword sh_entsize;        /* Entry size if section holds table */
1302 31e31b8a bellard
} Elf64_Shdr;
1303 31e31b8a bellard
1304 31e31b8a bellard
#define        EI_MAG0                0                /* e_ident[] indexes */
1305 31e31b8a bellard
#define        EI_MAG1                1
1306 31e31b8a bellard
#define        EI_MAG2                2
1307 31e31b8a bellard
#define        EI_MAG3                3
1308 31e31b8a bellard
#define        EI_CLASS        4
1309 31e31b8a bellard
#define        EI_DATA                5
1310 31e31b8a bellard
#define        EI_VERSION        6
1311 edf8e2af Mika Westerberg
#define        EI_OSABI        7
1312 edf8e2af Mika Westerberg
#define        EI_PAD                8
1313 edf8e2af Mika Westerberg
1314 edf8e2af Mika Westerberg
#define ELFOSABI_NONE           0       /* UNIX System V ABI */
1315 edf8e2af Mika Westerberg
#define ELFOSABI_SYSV           0       /* Alias.  */
1316 edf8e2af Mika Westerberg
#define ELFOSABI_HPUX           1       /* HP-UX */
1317 edf8e2af Mika Westerberg
#define ELFOSABI_NETBSD         2       /* NetBSD.  */
1318 edf8e2af Mika Westerberg
#define ELFOSABI_LINUX          3       /* Linux.  */
1319 edf8e2af Mika Westerberg
#define ELFOSABI_SOLARIS        6       /* Sun Solaris.  */
1320 edf8e2af Mika Westerberg
#define ELFOSABI_AIX            7       /* IBM AIX.  */
1321 edf8e2af Mika Westerberg
#define ELFOSABI_IRIX           8       /* SGI Irix.  */
1322 edf8e2af Mika Westerberg
#define ELFOSABI_FREEBSD        9       /* FreeBSD.  */
1323 edf8e2af Mika Westerberg
#define ELFOSABI_TRU64          10      /* Compaq TRU64 UNIX.  */
1324 edf8e2af Mika Westerberg
#define ELFOSABI_MODESTO        11      /* Novell Modesto.  */
1325 edf8e2af Mika Westerberg
#define ELFOSABI_OPENBSD        12      /* OpenBSD.  */
1326 edf8e2af Mika Westerberg
#define ELFOSABI_ARM            97      /* ARM */
1327 edf8e2af Mika Westerberg
#define ELFOSABI_STANDALONE     255     /* Standalone (embedded) application */
1328 31e31b8a bellard
1329 31e31b8a bellard
#define        ELFMAG0                0x7f                /* EI_MAG */
1330 31e31b8a bellard
#define        ELFMAG1                'E'
1331 31e31b8a bellard
#define        ELFMAG2                'L'
1332 31e31b8a bellard
#define        ELFMAG3                'F'
1333 31e31b8a bellard
#define        ELFMAG                "\177ELF"
1334 31e31b8a bellard
#define        SELFMAG                4
1335 31e31b8a bellard
1336 31e31b8a bellard
#define        ELFCLASSNONE        0                /* EI_CLASS */
1337 31e31b8a bellard
#define        ELFCLASS32        1
1338 31e31b8a bellard
#define        ELFCLASS64        2
1339 31e31b8a bellard
#define        ELFCLASSNUM        3
1340 31e31b8a bellard
1341 31e31b8a bellard
#define ELFDATANONE        0                /* e_ident[EI_DATA] */
1342 31e31b8a bellard
#define ELFDATA2LSB        1
1343 31e31b8a bellard
#define ELFDATA2MSB        2
1344 31e31b8a bellard
1345 31e31b8a bellard
#define EV_NONE                0                /* e_version, EI_VERSION */
1346 31e31b8a bellard
#define EV_CURRENT        1
1347 31e31b8a bellard
#define EV_NUM                2
1348 31e31b8a bellard
1349 31e31b8a bellard
/* Notes used in ET_CORE */
1350 31e31b8a bellard
#define NT_PRSTATUS        1
1351 9b4f38e1 Ekaterina Tumanova
#define NT_FPREGSET     2
1352 31e31b8a bellard
#define NT_PRFPREG        2
1353 31e31b8a bellard
#define NT_PRPSINFO        3
1354 31e31b8a bellard
#define NT_TASKSTRUCT        4
1355 edf8e2af Mika Westerberg
#define NT_AUXV                6
1356 88570520 bellard
#define NT_PRXFPREG     0x46e62b7f      /* copied from gdb5.1/include/elf/common.h */
1357 9b4f38e1 Ekaterina Tumanova
#define NT_S390_PREFIX  0x305           /* s390 prefix register */
1358 9b4f38e1 Ekaterina Tumanova
#define NT_S390_CTRS    0x304           /* s390 control registers */
1359 9b4f38e1 Ekaterina Tumanova
#define NT_S390_TODPREG 0x303           /* s390 TOD programmable register */
1360 9b4f38e1 Ekaterina Tumanova
#define NT_S390_TODCMP  0x302           /* s390 TOD clock comparator register */
1361 9b4f38e1 Ekaterina Tumanova
#define NT_S390_TIMER   0x301           /* s390 timer register */
1362 88570520 bellard
1363 31e31b8a bellard
1364 31e31b8a bellard
/* Note header in a PT_NOTE section */
1365 31e31b8a bellard
typedef struct elf32_note {
1366 31e31b8a bellard
  Elf32_Word        n_namesz;        /* Name size */
1367 31e31b8a bellard
  Elf32_Word        n_descsz;        /* Content size */
1368 31e31b8a bellard
  Elf32_Word        n_type;                /* Content type */
1369 31e31b8a bellard
} Elf32_Nhdr;
1370 31e31b8a bellard
1371 31e31b8a bellard
/* Note header in a PT_NOTE section */
1372 31e31b8a bellard
typedef struct elf64_note {
1373 88570520 bellard
  Elf64_Word n_namesz;        /* Name size */
1374 88570520 bellard
  Elf64_Word n_descsz;        /* Content size */
1375 88570520 bellard
  Elf64_Word n_type;        /* Content type */
1376 31e31b8a bellard
} Elf64_Nhdr;
1377 31e31b8a bellard
1378 1af02e83 Mike Frysinger
1379 1af02e83 Mike Frysinger
/* This data structure represents a PT_LOAD segment.  */
1380 1af02e83 Mike Frysinger
struct elf32_fdpic_loadseg {
1381 1af02e83 Mike Frysinger
  /* Core address to which the segment is mapped.  */
1382 1af02e83 Mike Frysinger
  Elf32_Addr addr;
1383 1af02e83 Mike Frysinger
  /* VMA recorded in the program header.  */
1384 1af02e83 Mike Frysinger
  Elf32_Addr p_vaddr;
1385 1af02e83 Mike Frysinger
  /* Size of this segment in memory.  */
1386 1af02e83 Mike Frysinger
  Elf32_Word p_memsz;
1387 1af02e83 Mike Frysinger
};
1388 1af02e83 Mike Frysinger
struct elf32_fdpic_loadmap {
1389 1af02e83 Mike Frysinger
  /* Protocol version number, must be zero.  */
1390 1af02e83 Mike Frysinger
  Elf32_Half version;
1391 1af02e83 Mike Frysinger
  /* Number of segments in this map.  */
1392 1af02e83 Mike Frysinger
  Elf32_Half nsegs;
1393 1af02e83 Mike Frysinger
  /* The actual memory map.  */
1394 1af02e83 Mike Frysinger
  struct elf32_fdpic_loadseg segs[/*nsegs*/];
1395 1af02e83 Mike Frysinger
};
1396 1af02e83 Mike Frysinger
1397 eb38c52c blueswir1
#ifdef ELF_CLASS
1398 31e31b8a bellard
#if ELF_CLASS == ELFCLASS32
1399 31e31b8a bellard
1400 31e31b8a bellard
#define elfhdr                elf32_hdr
1401 31e31b8a bellard
#define elf_phdr        elf32_phdr
1402 31e31b8a bellard
#define elf_note        elf32_note
1403 88570520 bellard
#define elf_shdr        elf32_shdr
1404 689f936f bellard
#define elf_sym                elf32_sym
1405 ed26abdb j_mayer
#define elf_addr_t        Elf32_Off
1406 88570520 bellard
1407 88570520 bellard
#ifdef ELF_USES_RELOCA
1408 88570520 bellard
# define ELF_RELOC      Elf32_Rela
1409 88570520 bellard
#else
1410 88570520 bellard
# define ELF_RELOC      Elf32_Rel
1411 88570520 bellard
#endif
1412 31e31b8a bellard
1413 31e31b8a bellard
#else
1414 31e31b8a bellard
1415 31e31b8a bellard
#define elfhdr                elf64_hdr
1416 31e31b8a bellard
#define elf_phdr        elf64_phdr
1417 31e31b8a bellard
#define elf_note        elf64_note
1418 88570520 bellard
#define elf_shdr        elf64_shdr
1419 689f936f bellard
#define elf_sym                elf64_sym
1420 ed26abdb j_mayer
#define elf_addr_t        Elf64_Off
1421 88570520 bellard
1422 88570520 bellard
#ifdef ELF_USES_RELOCA
1423 88570520 bellard
# define ELF_RELOC      Elf64_Rela
1424 88570520 bellard
#else
1425 88570520 bellard
# define ELF_RELOC      Elf64_Rel
1426 88570520 bellard
#endif
1427 88570520 bellard
1428 88570520 bellard
#endif /* ELF_CLASS */
1429 31e31b8a bellard
1430 88570520 bellard
#ifndef ElfW
1431 88570520 bellard
# if ELF_CLASS == ELFCLASS32
1432 88570520 bellard
#  define ElfW(x)  Elf32_ ## x
1433 88570520 bellard
#  define ELFW(x)  ELF32_ ## x
1434 88570520 bellard
# else
1435 88570520 bellard
#  define ElfW(x)  Elf64_ ## x
1436 88570520 bellard
#  define ELFW(x)  ELF64_ ## x
1437 88570520 bellard
# endif
1438 31e31b8a bellard
#endif
1439 31e31b8a bellard
1440 eb38c52c blueswir1
#endif /* ELF_CLASS */
1441 eb38c52c blueswir1
1442 31e31b8a bellard
1443 689f936f bellard
#endif /* _QEMU_ELF_H */