Statistics
| Branch: | Revision:

root / tcg / x86_64 / tcg-target.c @ d2604285

History | View | Annotate | Download (37.9 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 d4a9eb1f blueswir1
25 d4a9eb1f blueswir1
#ifndef NDEBUG
26 d4a9eb1f blueswir1
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
27 c896fe29 bellard
    "%rax",
28 c896fe29 bellard
    "%rcx",
29 c896fe29 bellard
    "%rdx",
30 c896fe29 bellard
    "%rbx",
31 c896fe29 bellard
    "%rsp",
32 c896fe29 bellard
    "%rbp",
33 c896fe29 bellard
    "%rsi",
34 c896fe29 bellard
    "%rdi",
35 c896fe29 bellard
    "%r8",
36 c896fe29 bellard
    "%r9",
37 c896fe29 bellard
    "%r10",
38 c896fe29 bellard
    "%r11",
39 c896fe29 bellard
    "%r12",
40 c896fe29 bellard
    "%r13",
41 c896fe29 bellard
    "%r14",
42 c896fe29 bellard
    "%r15",
43 c896fe29 bellard
};
44 d4a9eb1f blueswir1
#endif
45 c896fe29 bellard
46 d4a9eb1f blueswir1
static const int tcg_target_reg_alloc_order[] = {
47 c896fe29 bellard
    TCG_REG_RDI,
48 c896fe29 bellard
    TCG_REG_RSI,
49 c896fe29 bellard
    TCG_REG_RDX,
50 c896fe29 bellard
    TCG_REG_RCX,
51 c896fe29 bellard
    TCG_REG_R8,
52 c896fe29 bellard
    TCG_REG_R9,
53 c896fe29 bellard
    TCG_REG_RAX,
54 c896fe29 bellard
    TCG_REG_R10,
55 c896fe29 bellard
    TCG_REG_R11,
56 c896fe29 bellard
57 c896fe29 bellard
    TCG_REG_RBP,
58 c896fe29 bellard
    TCG_REG_RBX,
59 c896fe29 bellard
    TCG_REG_R12,
60 c896fe29 bellard
    TCG_REG_R13,
61 c896fe29 bellard
    TCG_REG_R14,
62 c896fe29 bellard
    TCG_REG_R15,
63 c896fe29 bellard
};
64 c896fe29 bellard
65 d4a9eb1f blueswir1
static const int tcg_target_call_iarg_regs[6] = {
66 c896fe29 bellard
    TCG_REG_RDI,
67 c896fe29 bellard
    TCG_REG_RSI,
68 c896fe29 bellard
    TCG_REG_RDX,
69 c896fe29 bellard
    TCG_REG_RCX,
70 c896fe29 bellard
    TCG_REG_R8,
71 c896fe29 bellard
    TCG_REG_R9,
72 c896fe29 bellard
};
73 c896fe29 bellard
74 d4a9eb1f blueswir1
static const int tcg_target_call_oarg_regs[2] = {
75 c896fe29 bellard
    TCG_REG_RAX, 
76 c896fe29 bellard
    TCG_REG_RDX 
77 c896fe29 bellard
};
78 c896fe29 bellard
79 b03cce8e bellard
static uint8_t *tb_ret_addr;
80 b03cce8e bellard
81 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
82 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
83 c896fe29 bellard
{
84 f54b3f92 aurel32
    value += addend;
85 c896fe29 bellard
    switch(type) {
86 c896fe29 bellard
    case R_X86_64_32:
87 c896fe29 bellard
        if (value != (uint32_t)value)
88 c896fe29 bellard
            tcg_abort();
89 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
90 c896fe29 bellard
        break;
91 c896fe29 bellard
    case R_X86_64_32S:
92 c896fe29 bellard
        if (value != (int32_t)value)
93 c896fe29 bellard
            tcg_abort();
94 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
95 c896fe29 bellard
        break;
96 c896fe29 bellard
    case R_386_PC32:
97 c896fe29 bellard
        value -= (long)code_ptr;
98 c896fe29 bellard
        if (value != (int32_t)value)
99 c896fe29 bellard
            tcg_abort();
100 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
101 c896fe29 bellard
        break;
102 c896fe29 bellard
    default:
103 c896fe29 bellard
        tcg_abort();
104 c896fe29 bellard
    }
105 c896fe29 bellard
}
106 c896fe29 bellard
107 c896fe29 bellard
/* maximum number of register used for input function arguments */
108 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
109 c896fe29 bellard
{
110 c896fe29 bellard
    return 6;
111 c896fe29 bellard
}
112 c896fe29 bellard
113 c896fe29 bellard
/* parse target specific constraints */
114 8fcd3692 blueswir1
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
115 c896fe29 bellard
{
116 c896fe29 bellard
    const char *ct_str;
117 c896fe29 bellard
118 c896fe29 bellard
    ct_str = *pct_str;
119 c896fe29 bellard
    switch(ct_str[0]) {
120 c896fe29 bellard
    case 'a':
121 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
122 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RAX);
123 c896fe29 bellard
        break;
124 c896fe29 bellard
    case 'b':
125 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
126 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RBX);
127 c896fe29 bellard
        break;
128 c896fe29 bellard
    case 'c':
129 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
130 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RCX);
131 c896fe29 bellard
        break;
132 c896fe29 bellard
    case 'd':
133 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
134 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RDX);
135 c896fe29 bellard
        break;
136 c896fe29 bellard
    case 'S':
137 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
138 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RSI);
139 c896fe29 bellard
        break;
140 c896fe29 bellard
    case 'D':
141 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
142 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RDI);
143 c896fe29 bellard
        break;
144 c896fe29 bellard
    case 'q':
145 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
146 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
147 c896fe29 bellard
        break;
148 c896fe29 bellard
    case 'r':
149 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
150 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xffff);
151 c896fe29 bellard
        break;
152 c896fe29 bellard
    case 'L': /* qemu_ld/st constraint */
153 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
154 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xffff);
155 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_RSI);
156 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_RDI);
157 c896fe29 bellard
        break;
158 c896fe29 bellard
    case 'e':
159 c896fe29 bellard
        ct->ct |= TCG_CT_CONST_S32;
160 c896fe29 bellard
        break;
161 c896fe29 bellard
    case 'Z':
162 c896fe29 bellard
        ct->ct |= TCG_CT_CONST_U32;
163 c896fe29 bellard
        break;
164 c896fe29 bellard
    default:
165 c896fe29 bellard
        return -1;
166 c896fe29 bellard
    }
167 c896fe29 bellard
    ct_str++;
168 c896fe29 bellard
    *pct_str = ct_str;
169 c896fe29 bellard
    return 0;
170 c896fe29 bellard
}
171 c896fe29 bellard
172 c896fe29 bellard
/* test if a constant matches the constraint */
173 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
174 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
175 c896fe29 bellard
{
176 c896fe29 bellard
    int ct;
177 c896fe29 bellard
    ct = arg_ct->ct;
178 c896fe29 bellard
    if (ct & TCG_CT_CONST)
179 c896fe29 bellard
        return 1;
180 c896fe29 bellard
    else if ((ct & TCG_CT_CONST_S32) && val == (int32_t)val)
181 c896fe29 bellard
        return 1;
182 c896fe29 bellard
    else if ((ct & TCG_CT_CONST_U32) && val == (uint32_t)val)
183 c896fe29 bellard
        return 1;
184 c896fe29 bellard
    else
185 c896fe29 bellard
        return 0;
186 c896fe29 bellard
}
187 c896fe29 bellard
188 c896fe29 bellard
#define ARITH_ADD 0
189 c896fe29 bellard
#define ARITH_OR  1
190 c896fe29 bellard
#define ARITH_ADC 2
191 c896fe29 bellard
#define ARITH_SBB 3
192 c896fe29 bellard
#define ARITH_AND 4
193 c896fe29 bellard
#define ARITH_SUB 5
194 c896fe29 bellard
#define ARITH_XOR 6
195 c896fe29 bellard
#define ARITH_CMP 7
196 c896fe29 bellard
197 d42f183c aurel32
#define SHIFT_ROL 0
198 d42f183c aurel32
#define SHIFT_ROR 1
199 c896fe29 bellard
#define SHIFT_SHL 4
200 c896fe29 bellard
#define SHIFT_SHR 5
201 c896fe29 bellard
#define SHIFT_SAR 7
202 c896fe29 bellard
203 c896fe29 bellard
#define JCC_JMP (-1)
204 c896fe29 bellard
#define JCC_JO  0x0
205 c896fe29 bellard
#define JCC_JNO 0x1
206 c896fe29 bellard
#define JCC_JB  0x2
207 c896fe29 bellard
#define JCC_JAE 0x3
208 c896fe29 bellard
#define JCC_JE  0x4
209 c896fe29 bellard
#define JCC_JNE 0x5
210 c896fe29 bellard
#define JCC_JBE 0x6
211 c896fe29 bellard
#define JCC_JA  0x7
212 c896fe29 bellard
#define JCC_JS  0x8
213 c896fe29 bellard
#define JCC_JNS 0x9
214 c896fe29 bellard
#define JCC_JP  0xa
215 c896fe29 bellard
#define JCC_JNP 0xb
216 c896fe29 bellard
#define JCC_JL  0xc
217 c896fe29 bellard
#define JCC_JGE 0xd
218 c896fe29 bellard
#define JCC_JLE 0xe
219 c896fe29 bellard
#define JCC_JG  0xf
220 c896fe29 bellard
221 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
222 c896fe29 bellard
#define P_REXW  0x200 /* set rex.w = 1 */
223 3c3a1d20 bellard
#define P_REXB  0x400 /* force rex use for byte registers */
224 c896fe29 bellard
                                  
225 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
226 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
227 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
228 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
229 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
230 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
231 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
232 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
233 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
234 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
235 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
236 c896fe29 bellard
};
237 c896fe29 bellard
238 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc, int r, int rm, int x)
239 c896fe29 bellard
{
240 c896fe29 bellard
    int rex;
241 c896fe29 bellard
    rex = ((opc >> 6) & 0x8) | ((r >> 1) & 0x4) | 
242 c896fe29 bellard
        ((x >> 2) & 2) | ((rm >> 3) & 1);
243 33759846 bellard
    if (rex || (opc & P_REXB)) {
244 c896fe29 bellard
        tcg_out8(s, rex | 0x40);
245 c896fe29 bellard
    }
246 c896fe29 bellard
    if (opc & P_EXT)
247 c896fe29 bellard
        tcg_out8(s, 0x0f);
248 9e622b15 blueswir1
    tcg_out8(s, opc & 0xff);
249 c896fe29 bellard
}
250 c896fe29 bellard
251 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
252 c896fe29 bellard
{
253 c896fe29 bellard
    tcg_out_opc(s, opc, r, rm, 0);
254 c896fe29 bellard
    tcg_out8(s, 0xc0 | ((r & 7) << 3) | (rm & 7));
255 c896fe29 bellard
}
256 c896fe29 bellard
257 c896fe29 bellard
/* rm < 0 means no register index plus (-rm - 1 immediate bytes) */
258 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
259 c896fe29 bellard
                                        tcg_target_long offset)
260 c896fe29 bellard
{
261 c896fe29 bellard
    if (rm < 0) {
262 c896fe29 bellard
        tcg_target_long val;
263 c896fe29 bellard
        tcg_out_opc(s, opc, r, 0, 0);
264 c896fe29 bellard
        val = offset - ((tcg_target_long)s->code_ptr + 5 + (-rm - 1));
265 c896fe29 bellard
        if (val == (int32_t)val) {
266 c896fe29 bellard
            /* eip relative */
267 c896fe29 bellard
            tcg_out8(s, 0x05 | ((r & 7) << 3));
268 c896fe29 bellard
            tcg_out32(s, val);
269 c896fe29 bellard
        } else if (offset == (int32_t)offset) {
270 c896fe29 bellard
            tcg_out8(s, 0x04 | ((r & 7) << 3));
271 c896fe29 bellard
            tcg_out8(s, 0x25); /* sib */
272 c896fe29 bellard
            tcg_out32(s, offset);
273 c896fe29 bellard
        } else {
274 c896fe29 bellard
            tcg_abort();
275 c896fe29 bellard
        }
276 c896fe29 bellard
    } else if (offset == 0 && (rm & 7) != TCG_REG_RBP) {
277 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
278 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
279 c896fe29 bellard
            tcg_out8(s, 0x04 | ((r & 7) << 3));
280 c896fe29 bellard
            tcg_out8(s, 0x24);
281 c896fe29 bellard
        } else {
282 c896fe29 bellard
            tcg_out8(s, 0x00 | ((r & 7) << 3) | (rm & 7));
283 c896fe29 bellard
        }
284 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
285 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
286 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
287 c896fe29 bellard
            tcg_out8(s, 0x44 | ((r & 7) << 3));
288 c896fe29 bellard
            tcg_out8(s, 0x24);
289 c896fe29 bellard
        } else {
290 c896fe29 bellard
            tcg_out8(s, 0x40 | ((r & 7) << 3) | (rm & 7));
291 c896fe29 bellard
        }
292 c896fe29 bellard
        tcg_out8(s, offset);
293 c896fe29 bellard
    } else {
294 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
295 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
296 c896fe29 bellard
            tcg_out8(s, 0x84 | ((r & 7) << 3));
297 c896fe29 bellard
            tcg_out8(s, 0x24);
298 c896fe29 bellard
        } else {
299 c896fe29 bellard
            tcg_out8(s, 0x80 | ((r & 7) << 3) | (rm & 7));
300 c896fe29 bellard
        }
301 c896fe29 bellard
        tcg_out32(s, offset);
302 c896fe29 bellard
    }
303 c896fe29 bellard
}
304 c896fe29 bellard
305 bffd92fe blueswir1
#if defined(CONFIG_SOFTMMU)
306 c896fe29 bellard
/* XXX: incomplete. index must be different from ESP */
307 c896fe29 bellard
static void tcg_out_modrm_offset2(TCGContext *s, int opc, int r, int rm, 
308 c896fe29 bellard
                                  int index, int shift,
309 c896fe29 bellard
                                  tcg_target_long offset)
310 c896fe29 bellard
{
311 c896fe29 bellard
    int mod;
312 c896fe29 bellard
    if (rm == -1)
313 c896fe29 bellard
        tcg_abort();
314 c896fe29 bellard
    if (offset == 0 && (rm & 7) != TCG_REG_RBP) {
315 c896fe29 bellard
        mod = 0;
316 c896fe29 bellard
    } else if (offset == (int8_t)offset) {
317 c896fe29 bellard
        mod = 0x40;
318 c896fe29 bellard
    } else if (offset == (int32_t)offset) {
319 c896fe29 bellard
        mod = 0x80;
320 c896fe29 bellard
    } else {
321 c896fe29 bellard
        tcg_abort();
322 c896fe29 bellard
    }
323 c896fe29 bellard
    if (index == -1) {
324 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
325 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
326 c896fe29 bellard
            tcg_out8(s, mod | ((r & 7) << 3) | 0x04);
327 c896fe29 bellard
            tcg_out8(s, 0x04 | (rm & 7));
328 c896fe29 bellard
        } else {
329 c896fe29 bellard
            tcg_out8(s, mod | ((r & 7) << 3) | (rm & 7));
330 c896fe29 bellard
        }
331 c896fe29 bellard
    } else {
332 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, index);
333 c896fe29 bellard
        tcg_out8(s, mod | ((r & 7) << 3) | 0x04);
334 c896fe29 bellard
        tcg_out8(s, (shift << 6) | ((index & 7) << 3) | (rm & 7));
335 c896fe29 bellard
    }
336 c896fe29 bellard
    if (mod == 0x40) {
337 c896fe29 bellard
        tcg_out8(s, offset);
338 c896fe29 bellard
    } else if (mod == 0x80) {
339 c896fe29 bellard
        tcg_out32(s, offset);
340 c896fe29 bellard
    }
341 c896fe29 bellard
}
342 bffd92fe blueswir1
#endif
343 c896fe29 bellard
344 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
345 c896fe29 bellard
{
346 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | P_REXW, ret, arg);
347 c896fe29 bellard
}
348 c896fe29 bellard
349 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type, 
350 c896fe29 bellard
                                int ret, tcg_target_long arg)
351 c896fe29 bellard
{
352 c896fe29 bellard
    if (arg == 0) {
353 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret); /* xor r0,r0 */
354 c896fe29 bellard
    } else if (arg == (uint32_t)arg || type == TCG_TYPE_I32) {
355 c896fe29 bellard
        tcg_out_opc(s, 0xb8 + (ret & 7), 0, ret, 0);
356 c896fe29 bellard
        tcg_out32(s, arg);
357 c896fe29 bellard
    } else if (arg == (int32_t)arg) {
358 c896fe29 bellard
        tcg_out_modrm(s, 0xc7 | P_REXW, 0, ret);
359 c896fe29 bellard
        tcg_out32(s, arg);
360 c896fe29 bellard
    } else {
361 c896fe29 bellard
        tcg_out_opc(s, (0xb8 + (ret & 7)) | P_REXW, 0, ret, 0);
362 c896fe29 bellard
        tcg_out32(s, arg);
363 c896fe29 bellard
        tcg_out32(s, arg >> 32);
364 c896fe29 bellard
    }
365 c896fe29 bellard
}
366 c896fe29 bellard
367 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
368 c896fe29 bellard
                              int arg1, tcg_target_long arg2)
369 c896fe29 bellard
{
370 e4d5434c blueswir1
    if (type == TCG_TYPE_I32)
371 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2); /* movl */
372 e4d5434c blueswir1
    else
373 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x8b | P_REXW, ret, arg1, arg2); /* movq */
374 c896fe29 bellard
}
375 c896fe29 bellard
376 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
377 c896fe29 bellard
                              int arg1, tcg_target_long arg2)
378 c896fe29 bellard
{
379 e4d5434c blueswir1
    if (type == TCG_TYPE_I32)
380 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2); /* movl */
381 e4d5434c blueswir1
    else
382 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x89 | P_REXW, arg, arg1, arg2); /* movq */
383 c896fe29 bellard
}
384 c896fe29 bellard
385 c896fe29 bellard
static inline void tgen_arithi32(TCGContext *s, int c, int r0, int32_t val)
386 c896fe29 bellard
{
387 c896fe29 bellard
    if (val == (int8_t)val) {
388 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
389 c896fe29 bellard
        tcg_out8(s, val);
390 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffu) {
391 733fef0e pbrook
        /* movzbl */
392 733fef0e pbrook
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXB, r0, r0);
393 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffffu) {
394 733fef0e pbrook
        /* movzwl */
395 733fef0e pbrook
        tcg_out_modrm(s, 0xb7 | P_EXT, r0, r0);
396 c896fe29 bellard
    } else {
397 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
398 c896fe29 bellard
        tcg_out32(s, val);
399 c896fe29 bellard
    }
400 c896fe29 bellard
}
401 c896fe29 bellard
402 c896fe29 bellard
static inline void tgen_arithi64(TCGContext *s, int c, int r0, int64_t val)
403 c896fe29 bellard
{
404 c896fe29 bellard
    if (val == (int8_t)val) {
405 c896fe29 bellard
        tcg_out_modrm(s, 0x83 | P_REXW, c, r0);
406 c896fe29 bellard
        tcg_out8(s, val);
407 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffu) {
408 733fef0e pbrook
        /* movzbl */
409 733fef0e pbrook
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXW, r0, r0);
410 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffffu) {
411 733fef0e pbrook
        /* movzwl */
412 733fef0e pbrook
        tcg_out_modrm(s, 0xb7 | P_EXT | P_REXW, r0, r0);
413 733fef0e pbrook
    } else if (c == ARITH_AND && val == 0xffffffffu) {
414 733fef0e pbrook
        /* 32-bit mov zero extends */
415 733fef0e pbrook
        tcg_out_modrm(s, 0x8b, r0, r0);
416 c896fe29 bellard
    } else if (val == (int32_t)val) {
417 c896fe29 bellard
        tcg_out_modrm(s, 0x81 | P_REXW, c, r0);
418 c896fe29 bellard
        tcg_out32(s, val);
419 c896fe29 bellard
    } else if (c == ARITH_AND && val == (uint32_t)val) {
420 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
421 c896fe29 bellard
        tcg_out32(s, val);
422 c896fe29 bellard
    } else {
423 c896fe29 bellard
        tcg_abort();
424 c896fe29 bellard
    }
425 c896fe29 bellard
}
426 c896fe29 bellard
427 8fcd3692 blueswir1
static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
428 c896fe29 bellard
{
429 c896fe29 bellard
    if (val != 0)
430 c896fe29 bellard
        tgen_arithi64(s, ARITH_ADD, reg, val);
431 c896fe29 bellard
}
432 c896fe29 bellard
433 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
434 c896fe29 bellard
{
435 c896fe29 bellard
    int32_t val, val1;
436 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
437 c896fe29 bellard
    
438 c896fe29 bellard
    if (l->has_value) {
439 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
440 c896fe29 bellard
        val1 = val - 2;
441 c896fe29 bellard
        if ((int8_t)val1 == val1) {
442 c896fe29 bellard
            if (opc == -1)
443 c896fe29 bellard
                tcg_out8(s, 0xeb);
444 c896fe29 bellard
            else
445 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
446 c896fe29 bellard
            tcg_out8(s, val1);
447 c896fe29 bellard
        } else {
448 c896fe29 bellard
            if (opc == -1) {
449 c896fe29 bellard
                tcg_out8(s, 0xe9);
450 c896fe29 bellard
                tcg_out32(s, val - 5);
451 c896fe29 bellard
            } else {
452 c896fe29 bellard
                tcg_out8(s, 0x0f);
453 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
454 c896fe29 bellard
                tcg_out32(s, val - 6);
455 c896fe29 bellard
            }
456 c896fe29 bellard
        }
457 c896fe29 bellard
    } else {
458 c896fe29 bellard
        if (opc == -1) {
459 c896fe29 bellard
            tcg_out8(s, 0xe9);
460 c896fe29 bellard
        } else {
461 c896fe29 bellard
            tcg_out8(s, 0x0f);
462 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
463 c896fe29 bellard
        }
464 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
465 623e265c pbrook
        s->code_ptr += 4;
466 c896fe29 bellard
    }
467 c896fe29 bellard
}
468 c896fe29 bellard
469 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
470 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
471 c896fe29 bellard
                           int label_index, int rexw)
472 c896fe29 bellard
{
473 c896fe29 bellard
    if (const_arg2) {
474 c896fe29 bellard
        if (arg2 == 0) {
475 c896fe29 bellard
            /* test r, r */
476 c896fe29 bellard
            tcg_out_modrm(s, 0x85 | rexw, arg1, arg1);
477 c896fe29 bellard
        } else {
478 c896fe29 bellard
            if (rexw)
479 c896fe29 bellard
                tgen_arithi64(s, ARITH_CMP, arg1, arg2);
480 c896fe29 bellard
            else
481 c896fe29 bellard
                tgen_arithi32(s, ARITH_CMP, arg1, arg2);
482 c896fe29 bellard
        }
483 c896fe29 bellard
    } else {
484 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3) | rexw, arg2, arg1);
485 c896fe29 bellard
    }
486 560f92cc bellard
    tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
487 c896fe29 bellard
}
488 c896fe29 bellard
489 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
490 c896fe29 bellard
491 79383c9c blueswir1
#include "../../softmmu_defs.h"
492 c896fe29 bellard
493 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
494 c896fe29 bellard
    __ldb_mmu,
495 c896fe29 bellard
    __ldw_mmu,
496 c896fe29 bellard
    __ldl_mmu,
497 c896fe29 bellard
    __ldq_mmu,
498 c896fe29 bellard
};
499 c896fe29 bellard
500 c896fe29 bellard
static void *qemu_st_helpers[4] = {
501 c896fe29 bellard
    __stb_mmu,
502 c896fe29 bellard
    __stw_mmu,
503 c896fe29 bellard
    __stl_mmu,
504 c896fe29 bellard
    __stq_mmu,
505 c896fe29 bellard
};
506 c896fe29 bellard
#endif
507 c896fe29 bellard
508 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
509 c896fe29 bellard
                            int opc)
510 c896fe29 bellard
{
511 c896fe29 bellard
    int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap, rexw;
512 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
513 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
514 c896fe29 bellard
#endif
515 c896fe29 bellard
516 c896fe29 bellard
    data_reg = *args++;
517 c896fe29 bellard
    addr_reg = *args++;
518 c896fe29 bellard
    mem_index = *args;
519 c896fe29 bellard
    s_bits = opc & 3;
520 c896fe29 bellard
521 c896fe29 bellard
    r0 = TCG_REG_RDI;
522 c896fe29 bellard
    r1 = TCG_REG_RSI;
523 c896fe29 bellard
524 c896fe29 bellard
#if TARGET_LONG_BITS == 32
525 c896fe29 bellard
    rexw = 0;
526 c896fe29 bellard
#else
527 c896fe29 bellard
    rexw = P_REXW;
528 c896fe29 bellard
#endif
529 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
530 c896fe29 bellard
    /* mov */
531 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r1, addr_reg);
532 c896fe29 bellard
533 c896fe29 bellard
    /* mov */
534 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
535 c896fe29 bellard
 
536 c896fe29 bellard
    tcg_out_modrm(s, 0xc1 | rexw, 5, r1); /* shr $x, r1 */
537 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
538 c896fe29 bellard
    
539 c896fe29 bellard
    tcg_out_modrm(s, 0x81 | rexw, 4, r0); /* andl $x, r0 */
540 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
541 c896fe29 bellard
    
542 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
543 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
544 c896fe29 bellard
545 c896fe29 bellard
    /* lea offset(r1, env), r1 */
546 c896fe29 bellard
    tcg_out_modrm_offset2(s, 0x8d | P_REXW, r1, r1, TCG_AREG0, 0,
547 c896fe29 bellard
                          offsetof(CPUState, tlb_table[mem_index][0].addr_read));
548 c896fe29 bellard
549 c896fe29 bellard
    /* cmp 0(r1), r0 */
550 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b | rexw, r0, r1, 0);
551 c896fe29 bellard
    
552 c896fe29 bellard
    /* mov */
553 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
554 c896fe29 bellard
    
555 c896fe29 bellard
    /* je label1 */
556 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
557 c896fe29 bellard
    label1_ptr = s->code_ptr;
558 c896fe29 bellard
    s->code_ptr++;
559 c896fe29 bellard
560 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
561 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_RSI, mem_index);
562 c896fe29 bellard
    tcg_out8(s, 0xe8);
563 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
564 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
565 c896fe29 bellard
566 c896fe29 bellard
    switch(opc) {
567 c896fe29 bellard
    case 0 | 4:
568 c896fe29 bellard
        /* movsbq */
569 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
570 c896fe29 bellard
        break;
571 c896fe29 bellard
    case 1 | 4:
572 c896fe29 bellard
        /* movswq */
573 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
574 c896fe29 bellard
        break;
575 c896fe29 bellard
    case 2 | 4:
576 c896fe29 bellard
        /* movslq */
577 c896fe29 bellard
        tcg_out_modrm(s, 0x63 | P_REXW, data_reg, TCG_REG_RAX);
578 c896fe29 bellard
        break;
579 c896fe29 bellard
    case 0:
580 9db3ba4d aurel32
        /* movzbq */
581 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
582 9db3ba4d aurel32
        break;
583 c896fe29 bellard
    case 1:
584 9db3ba4d aurel32
        /* movzwq */
585 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb7 | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
586 9db3ba4d aurel32
        break;
587 c896fe29 bellard
    case 2:
588 c896fe29 bellard
    default:
589 c896fe29 bellard
        /* movl */
590 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, data_reg, TCG_REG_RAX);
591 c896fe29 bellard
        break;
592 c896fe29 bellard
    case 3:
593 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_RAX);
594 c896fe29 bellard
        break;
595 c896fe29 bellard
    }
596 c896fe29 bellard
597 c896fe29 bellard
    /* jmp label2 */
598 c896fe29 bellard
    tcg_out8(s, 0xeb);
599 c896fe29 bellard
    label2_ptr = s->code_ptr;
600 c896fe29 bellard
    s->code_ptr++;
601 c896fe29 bellard
    
602 c896fe29 bellard
    /* label1: */
603 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
604 c896fe29 bellard
605 c896fe29 bellard
    /* add x(r1), r0 */
606 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03 | P_REXW, r0, r1, offsetof(CPUTLBEntry, addend) - 
607 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
608 c896fe29 bellard
#else
609 c896fe29 bellard
    r0 = addr_reg;
610 c896fe29 bellard
#endif    
611 c896fe29 bellard
612 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
613 c896fe29 bellard
    bswap = 1;
614 c896fe29 bellard
#else
615 c896fe29 bellard
    bswap = 0;
616 c896fe29 bellard
#endif
617 c896fe29 bellard
    switch(opc) {
618 c896fe29 bellard
    case 0:
619 c896fe29 bellard
        /* movzbl */
620 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, 0);
621 c896fe29 bellard
        break;
622 c896fe29 bellard
    case 0 | 4:
623 c896fe29 bellard
        /* movsbX */
624 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT | rexw, data_reg, r0, 0);
625 c896fe29 bellard
        break;
626 c896fe29 bellard
    case 1:
627 c896fe29 bellard
        /* movzwl */
628 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
629 c896fe29 bellard
        if (bswap) {
630 c896fe29 bellard
            /* rolw $8, data_reg */
631 c896fe29 bellard
            tcg_out8(s, 0x66); 
632 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
633 c896fe29 bellard
            tcg_out8(s, 8);
634 c896fe29 bellard
        }
635 c896fe29 bellard
        break;
636 c896fe29 bellard
    case 1 | 4:
637 c896fe29 bellard
        if (bswap) {
638 c896fe29 bellard
            /* movzwl */
639 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
640 c896fe29 bellard
            /* rolw $8, data_reg */
641 c896fe29 bellard
            tcg_out8(s, 0x66); 
642 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
643 c896fe29 bellard
            tcg_out8(s, 8);
644 c896fe29 bellard
645 c896fe29 bellard
            /* movswX data_reg, data_reg */
646 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT | rexw, data_reg, data_reg);
647 c896fe29 bellard
        } else {
648 c896fe29 bellard
            /* movswX */
649 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xbf | P_EXT | rexw, data_reg, r0, 0);
650 c896fe29 bellard
        }
651 c896fe29 bellard
        break;
652 c896fe29 bellard
    case 2:
653 c896fe29 bellard
        /* movl (r0), data_reg */
654 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
655 c896fe29 bellard
        if (bswap) {
656 c896fe29 bellard
            /* bswap */
657 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT, 0, data_reg, 0);
658 c896fe29 bellard
        }
659 c896fe29 bellard
        break;
660 c896fe29 bellard
    case 2 | 4:
661 c896fe29 bellard
        if (bswap) {
662 c896fe29 bellard
            /* movl (r0), data_reg */
663 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
664 c896fe29 bellard
            /* bswap */
665 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT, 0, data_reg, 0);
666 c896fe29 bellard
            /* movslq */
667 c896fe29 bellard
            tcg_out_modrm(s, 0x63 | P_REXW, data_reg, data_reg);
668 c896fe29 bellard
        } else {
669 c896fe29 bellard
            /* movslq */
670 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x63 | P_REXW, data_reg, r0, 0);
671 c896fe29 bellard
        }
672 c896fe29 bellard
        break;
673 c896fe29 bellard
    case 3:
674 c896fe29 bellard
        /* movq (r0), data_reg */
675 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b | P_REXW, data_reg, r0, 0);
676 c896fe29 bellard
        if (bswap) {
677 c896fe29 bellard
            /* bswap */
678 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT | P_REXW, 0, data_reg, 0);
679 c896fe29 bellard
        }
680 c896fe29 bellard
        break;
681 c896fe29 bellard
    default:
682 c896fe29 bellard
        tcg_abort();
683 c896fe29 bellard
    }
684 c896fe29 bellard
685 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
686 c896fe29 bellard
    /* label2: */
687 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
688 c896fe29 bellard
#endif
689 c896fe29 bellard
}
690 c896fe29 bellard
691 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
692 c896fe29 bellard
                            int opc)
693 c896fe29 bellard
{
694 c896fe29 bellard
    int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap, rexw;
695 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
696 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
697 c896fe29 bellard
#endif
698 c896fe29 bellard
699 c896fe29 bellard
    data_reg = *args++;
700 c896fe29 bellard
    addr_reg = *args++;
701 c896fe29 bellard
    mem_index = *args;
702 c896fe29 bellard
703 c896fe29 bellard
    s_bits = opc;
704 c896fe29 bellard
705 c896fe29 bellard
    r0 = TCG_REG_RDI;
706 c896fe29 bellard
    r1 = TCG_REG_RSI;
707 c896fe29 bellard
708 c896fe29 bellard
#if TARGET_LONG_BITS == 32
709 c896fe29 bellard
    rexw = 0;
710 c896fe29 bellard
#else
711 c896fe29 bellard
    rexw = P_REXW;
712 c896fe29 bellard
#endif
713 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
714 c896fe29 bellard
    /* mov */
715 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r1, addr_reg);
716 c896fe29 bellard
717 c896fe29 bellard
    /* mov */
718 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
719 c896fe29 bellard
 
720 c896fe29 bellard
    tcg_out_modrm(s, 0xc1 | rexw, 5, r1); /* shr $x, r1 */
721 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
722 c896fe29 bellard
    
723 c896fe29 bellard
    tcg_out_modrm(s, 0x81 | rexw, 4, r0); /* andl $x, r0 */
724 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
725 c896fe29 bellard
    
726 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
727 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
728 c896fe29 bellard
729 c896fe29 bellard
    /* lea offset(r1, env), r1 */
730 c896fe29 bellard
    tcg_out_modrm_offset2(s, 0x8d | P_REXW, r1, r1, TCG_AREG0, 0,
731 c896fe29 bellard
                          offsetof(CPUState, tlb_table[mem_index][0].addr_write));
732 c896fe29 bellard
733 c896fe29 bellard
    /* cmp 0(r1), r0 */
734 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b | rexw, r0, r1, 0);
735 c896fe29 bellard
    
736 c896fe29 bellard
    /* mov */
737 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
738 c896fe29 bellard
    
739 c896fe29 bellard
    /* je label1 */
740 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
741 c896fe29 bellard
    label1_ptr = s->code_ptr;
742 c896fe29 bellard
    s->code_ptr++;
743 c896fe29 bellard
744 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
745 c896fe29 bellard
    switch(opc) {
746 c896fe29 bellard
    case 0:
747 c896fe29 bellard
        /* movzbl */
748 3c3a1d20 bellard
        tcg_out_modrm(s, 0xb6 | P_EXT | P_REXB, TCG_REG_RSI, data_reg);
749 c896fe29 bellard
        break;
750 c896fe29 bellard
    case 1:
751 c896fe29 bellard
        /* movzwl */
752 c896fe29 bellard
        tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_RSI, data_reg);
753 c896fe29 bellard
        break;
754 c896fe29 bellard
    case 2:
755 c896fe29 bellard
        /* movl */
756 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, TCG_REG_RSI, data_reg);
757 c896fe29 bellard
        break;
758 c896fe29 bellard
    default:
759 c896fe29 bellard
    case 3:
760 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_RSI, data_reg);
761 c896fe29 bellard
        break;
762 c896fe29 bellard
    }
763 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_RDX, mem_index);
764 c896fe29 bellard
    tcg_out8(s, 0xe8);
765 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
766 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
767 c896fe29 bellard
768 c896fe29 bellard
    /* jmp label2 */
769 c896fe29 bellard
    tcg_out8(s, 0xeb);
770 c896fe29 bellard
    label2_ptr = s->code_ptr;
771 c896fe29 bellard
    s->code_ptr++;
772 c896fe29 bellard
    
773 c896fe29 bellard
    /* label1: */
774 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
775 c896fe29 bellard
776 c896fe29 bellard
    /* add x(r1), r0 */
777 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03 | P_REXW, r0, r1, offsetof(CPUTLBEntry, addend) - 
778 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
779 c896fe29 bellard
#else
780 c896fe29 bellard
    r0 = addr_reg;
781 c896fe29 bellard
#endif
782 c896fe29 bellard
783 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
784 c896fe29 bellard
    bswap = 1;
785 c896fe29 bellard
#else
786 c896fe29 bellard
    bswap = 0;
787 c896fe29 bellard
#endif
788 c896fe29 bellard
    switch(opc) {
789 c896fe29 bellard
    case 0:
790 c896fe29 bellard
        /* movb */
791 3c3a1d20 bellard
        tcg_out_modrm_offset(s, 0x88 | P_REXB, data_reg, r0, 0);
792 c896fe29 bellard
        break;
793 c896fe29 bellard
    case 1:
794 c896fe29 bellard
        if (bswap) {
795 c896fe29 bellard
            tcg_out_modrm(s, 0x8b, r1, data_reg); /* movl */
796 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
797 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
798 c896fe29 bellard
            tcg_out8(s, 8);
799 c896fe29 bellard
            data_reg = r1;
800 c896fe29 bellard
        }
801 c896fe29 bellard
        /* movw */
802 c896fe29 bellard
        tcg_out8(s, 0x66);
803 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
804 c896fe29 bellard
        break;
805 c896fe29 bellard
    case 2:
806 c896fe29 bellard
        if (bswap) {
807 c896fe29 bellard
            tcg_out_modrm(s, 0x8b, r1, data_reg); /* movl */
808 c896fe29 bellard
            /* bswap data_reg */
809 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT, 0, r1, 0);
810 c896fe29 bellard
            data_reg = r1;
811 c896fe29 bellard
        }
812 c896fe29 bellard
        /* movl */
813 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
814 c896fe29 bellard
        break;
815 c896fe29 bellard
    case 3:
816 c896fe29 bellard
        if (bswap) {
817 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
818 c896fe29 bellard
            /* bswap data_reg */
819 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT | P_REXW, 0, r1, 0);
820 c896fe29 bellard
            data_reg = r1;
821 c896fe29 bellard
        }
822 c896fe29 bellard
        /* movq */
823 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89 | P_REXW, data_reg, r0, 0);
824 c896fe29 bellard
        break;
825 c896fe29 bellard
    default:
826 c896fe29 bellard
        tcg_abort();
827 c896fe29 bellard
    }
828 c896fe29 bellard
829 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
830 c896fe29 bellard
    /* label2: */
831 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
832 c896fe29 bellard
#endif
833 c896fe29 bellard
}
834 c896fe29 bellard
835 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, const TCGArg *args,
836 c896fe29 bellard
                              const int *const_args)
837 c896fe29 bellard
{
838 c896fe29 bellard
    int c;
839 c896fe29 bellard
    
840 c896fe29 bellard
    switch(opc) {
841 c896fe29 bellard
    case INDEX_op_exit_tb:
842 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_RAX, args[0]);
843 b03cce8e bellard
        tcg_out8(s, 0xe9); /* jmp tb_ret_addr */
844 b03cce8e bellard
        tcg_out32(s, tb_ret_addr - s->code_ptr - 4);
845 c896fe29 bellard
        break;
846 c896fe29 bellard
    case INDEX_op_goto_tb:
847 c896fe29 bellard
        if (s->tb_jmp_offset) {
848 c896fe29 bellard
            /* direct jump method */
849 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
850 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
851 c896fe29 bellard
            tcg_out32(s, 0);
852 c896fe29 bellard
        } else {
853 c896fe29 bellard
            /* indirect jump method */
854 c896fe29 bellard
            /* jmp Ev */
855 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
856 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + 
857 c896fe29 bellard
                                                   args[0]));
858 c896fe29 bellard
        }
859 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
860 c896fe29 bellard
        break;
861 c896fe29 bellard
    case INDEX_op_call:
862 c896fe29 bellard
        if (const_args[0]) {
863 c896fe29 bellard
            tcg_out8(s, 0xe8);
864 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
865 c896fe29 bellard
        } else {
866 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
867 c896fe29 bellard
        }
868 c896fe29 bellard
        break;
869 c896fe29 bellard
    case INDEX_op_jmp:
870 c896fe29 bellard
        if (const_args[0]) {
871 c896fe29 bellard
            tcg_out8(s, 0xe9);
872 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
873 c896fe29 bellard
        } else {
874 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
875 c896fe29 bellard
        }
876 c896fe29 bellard
        break;
877 c896fe29 bellard
    case INDEX_op_br:
878 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
879 c896fe29 bellard
        break;
880 c896fe29 bellard
    case INDEX_op_movi_i32:
881 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], (uint32_t)args[1]);
882 c896fe29 bellard
        break;
883 c896fe29 bellard
    case INDEX_op_movi_i64:
884 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I64, args[0], args[1]);
885 c896fe29 bellard
        break;
886 c896fe29 bellard
    case INDEX_op_ld8u_i32:
887 c896fe29 bellard
    case INDEX_op_ld8u_i64:
888 c896fe29 bellard
        /* movzbl */
889 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
890 c896fe29 bellard
        break;
891 c896fe29 bellard
    case INDEX_op_ld8s_i32:
892 c896fe29 bellard
        /* movsbl */
893 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
894 c896fe29 bellard
        break;
895 c896fe29 bellard
    case INDEX_op_ld8s_i64:
896 c896fe29 bellard
        /* movsbq */
897 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT | P_REXW, args[0], args[1], args[2]);
898 c896fe29 bellard
        break;
899 c896fe29 bellard
    case INDEX_op_ld16u_i32:
900 c896fe29 bellard
    case INDEX_op_ld16u_i64:
901 c896fe29 bellard
        /* movzwl */
902 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
903 c896fe29 bellard
        break;
904 c896fe29 bellard
    case INDEX_op_ld16s_i32:
905 c896fe29 bellard
        /* movswl */
906 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
907 c896fe29 bellard
        break;
908 c896fe29 bellard
    case INDEX_op_ld16s_i64:
909 c896fe29 bellard
        /* movswq */
910 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT | P_REXW, args[0], args[1], args[2]);
911 c896fe29 bellard
        break;
912 c896fe29 bellard
    case INDEX_op_ld_i32:
913 c896fe29 bellard
    case INDEX_op_ld32u_i64:
914 c896fe29 bellard
        /* movl */
915 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
916 c896fe29 bellard
        break;
917 c896fe29 bellard
    case INDEX_op_ld32s_i64:
918 c896fe29 bellard
        /* movslq */
919 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x63 | P_REXW, args[0], args[1], args[2]);
920 c896fe29 bellard
        break;
921 c896fe29 bellard
    case INDEX_op_ld_i64:
922 c896fe29 bellard
        /* movq */
923 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b | P_REXW, args[0], args[1], args[2]);
924 c896fe29 bellard
        break;
925 c896fe29 bellard
        
926 c896fe29 bellard
    case INDEX_op_st8_i32:
927 c896fe29 bellard
    case INDEX_op_st8_i64:
928 c896fe29 bellard
        /* movb */
929 3c3a1d20 bellard
        tcg_out_modrm_offset(s, 0x88 | P_REXB, args[0], args[1], args[2]);
930 c896fe29 bellard
        break;
931 c896fe29 bellard
    case INDEX_op_st16_i32:
932 c896fe29 bellard
    case INDEX_op_st16_i64:
933 c896fe29 bellard
        /* movw */
934 c896fe29 bellard
        tcg_out8(s, 0x66);
935 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
936 c896fe29 bellard
        break;
937 c896fe29 bellard
    case INDEX_op_st_i32:
938 c896fe29 bellard
    case INDEX_op_st32_i64:
939 c896fe29 bellard
        /* movl */
940 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
941 c896fe29 bellard
        break;
942 c896fe29 bellard
    case INDEX_op_st_i64:
943 c896fe29 bellard
        /* movq */
944 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89 | P_REXW, args[0], args[1], args[2]);
945 c896fe29 bellard
        break;
946 c896fe29 bellard
947 c896fe29 bellard
    case INDEX_op_sub_i32:
948 c896fe29 bellard
        c = ARITH_SUB;
949 c896fe29 bellard
        goto gen_arith32;
950 c896fe29 bellard
    case INDEX_op_and_i32:
951 c896fe29 bellard
        c = ARITH_AND;
952 c896fe29 bellard
        goto gen_arith32;
953 c896fe29 bellard
    case INDEX_op_or_i32:
954 c896fe29 bellard
        c = ARITH_OR;
955 c896fe29 bellard
        goto gen_arith32;
956 c896fe29 bellard
    case INDEX_op_xor_i32:
957 c896fe29 bellard
        c = ARITH_XOR;
958 c896fe29 bellard
        goto gen_arith32;
959 c896fe29 bellard
    case INDEX_op_add_i32:
960 c896fe29 bellard
        c = ARITH_ADD;
961 c896fe29 bellard
    gen_arith32:
962 c896fe29 bellard
        if (const_args[2]) {
963 c896fe29 bellard
            tgen_arithi32(s, c, args[0], args[2]);
964 c896fe29 bellard
        } else {
965 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
966 c896fe29 bellard
        }
967 c896fe29 bellard
        break;
968 c896fe29 bellard
969 c896fe29 bellard
    case INDEX_op_sub_i64:
970 c896fe29 bellard
        c = ARITH_SUB;
971 c896fe29 bellard
        goto gen_arith64;
972 c896fe29 bellard
    case INDEX_op_and_i64:
973 c896fe29 bellard
        c = ARITH_AND;
974 c896fe29 bellard
        goto gen_arith64;
975 c896fe29 bellard
    case INDEX_op_or_i64:
976 c896fe29 bellard
        c = ARITH_OR;
977 c896fe29 bellard
        goto gen_arith64;
978 c896fe29 bellard
    case INDEX_op_xor_i64:
979 c896fe29 bellard
        c = ARITH_XOR;
980 c896fe29 bellard
        goto gen_arith64;
981 c896fe29 bellard
    case INDEX_op_add_i64:
982 c896fe29 bellard
        c = ARITH_ADD;
983 c896fe29 bellard
    gen_arith64:
984 c896fe29 bellard
        if (const_args[2]) {
985 c896fe29 bellard
            tgen_arithi64(s, c, args[0], args[2]);
986 c896fe29 bellard
        } else {
987 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3) | P_REXW, args[2], args[0]);
988 c896fe29 bellard
        }
989 c896fe29 bellard
        break;
990 c896fe29 bellard
991 c896fe29 bellard
    case INDEX_op_mul_i32:
992 c896fe29 bellard
        if (const_args[2]) {
993 c896fe29 bellard
            int32_t val;
994 c896fe29 bellard
            val = args[2];
995 c896fe29 bellard
            if (val == (int8_t)val) {
996 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
997 c896fe29 bellard
                tcg_out8(s, val);
998 c896fe29 bellard
            } else {
999 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
1000 c896fe29 bellard
                tcg_out32(s, val);
1001 c896fe29 bellard
            }
1002 c896fe29 bellard
        } else {
1003 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
1004 c896fe29 bellard
        }
1005 c896fe29 bellard
        break;
1006 c896fe29 bellard
    case INDEX_op_mul_i64:
1007 c896fe29 bellard
        if (const_args[2]) {
1008 c896fe29 bellard
            int32_t val;
1009 c896fe29 bellard
            val = args[2];
1010 c896fe29 bellard
            if (val == (int8_t)val) {
1011 c896fe29 bellard
                tcg_out_modrm(s, 0x6b | P_REXW, args[0], args[0]);
1012 c896fe29 bellard
                tcg_out8(s, val);
1013 c896fe29 bellard
            } else {
1014 c896fe29 bellard
                tcg_out_modrm(s, 0x69 | P_REXW, args[0], args[0]);
1015 c896fe29 bellard
                tcg_out32(s, val);
1016 c896fe29 bellard
            }
1017 c896fe29 bellard
        } else {
1018 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT | P_REXW, args[0], args[2]);
1019 c896fe29 bellard
        }
1020 c896fe29 bellard
        break;
1021 c896fe29 bellard
    case INDEX_op_div2_i32:
1022 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
1023 c896fe29 bellard
        break;
1024 c896fe29 bellard
    case INDEX_op_divu2_i32:
1025 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
1026 c896fe29 bellard
        break;
1027 c896fe29 bellard
    case INDEX_op_div2_i64:
1028 c896fe29 bellard
        tcg_out_modrm(s, 0xf7 | P_REXW, 7, args[4]);
1029 c896fe29 bellard
        break;
1030 c896fe29 bellard
    case INDEX_op_divu2_i64:
1031 c896fe29 bellard
        tcg_out_modrm(s, 0xf7 | P_REXW, 6, args[4]);
1032 c896fe29 bellard
        break;
1033 c896fe29 bellard
1034 c896fe29 bellard
    case INDEX_op_shl_i32:
1035 c896fe29 bellard
        c = SHIFT_SHL;
1036 c896fe29 bellard
    gen_shift32:
1037 c896fe29 bellard
        if (const_args[2]) {
1038 c896fe29 bellard
            if (args[2] == 1) {
1039 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
1040 c896fe29 bellard
            } else {
1041 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
1042 c896fe29 bellard
                tcg_out8(s, args[2]);
1043 c896fe29 bellard
            }
1044 c896fe29 bellard
        } else {
1045 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
1046 c896fe29 bellard
        }
1047 c896fe29 bellard
        break;
1048 c896fe29 bellard
    case INDEX_op_shr_i32:
1049 c896fe29 bellard
        c = SHIFT_SHR;
1050 c896fe29 bellard
        goto gen_shift32;
1051 c896fe29 bellard
    case INDEX_op_sar_i32:
1052 c896fe29 bellard
        c = SHIFT_SAR;
1053 c896fe29 bellard
        goto gen_shift32;
1054 d42f183c aurel32
    case INDEX_op_rotl_i32:
1055 d42f183c aurel32
        c = SHIFT_ROL;
1056 d42f183c aurel32
        goto gen_shift32;
1057 d42f183c aurel32
    case INDEX_op_rotr_i32:
1058 d42f183c aurel32
        c = SHIFT_ROR;
1059 d42f183c aurel32
        goto gen_shift32;
1060 d42f183c aurel32
1061 c896fe29 bellard
    case INDEX_op_shl_i64:
1062 c896fe29 bellard
        c = SHIFT_SHL;
1063 c896fe29 bellard
    gen_shift64:
1064 c896fe29 bellard
        if (const_args[2]) {
1065 c896fe29 bellard
            if (args[2] == 1) {
1066 c896fe29 bellard
                tcg_out_modrm(s, 0xd1 | P_REXW, c, args[0]);
1067 c896fe29 bellard
            } else {
1068 c896fe29 bellard
                tcg_out_modrm(s, 0xc1 | P_REXW, c, args[0]);
1069 c896fe29 bellard
                tcg_out8(s, args[2]);
1070 c896fe29 bellard
            }
1071 c896fe29 bellard
        } else {
1072 c896fe29 bellard
            tcg_out_modrm(s, 0xd3 | P_REXW, c, args[0]);
1073 c896fe29 bellard
        }
1074 c896fe29 bellard
        break;
1075 c896fe29 bellard
    case INDEX_op_shr_i64:
1076 c896fe29 bellard
        c = SHIFT_SHR;
1077 c896fe29 bellard
        goto gen_shift64;
1078 c896fe29 bellard
    case INDEX_op_sar_i64:
1079 c896fe29 bellard
        c = SHIFT_SAR;
1080 c896fe29 bellard
        goto gen_shift64;
1081 d42f183c aurel32
    case INDEX_op_rotl_i64:
1082 d42f183c aurel32
        c = SHIFT_ROL;
1083 d42f183c aurel32
        goto gen_shift64;
1084 d42f183c aurel32
    case INDEX_op_rotr_i64:
1085 d42f183c aurel32
        c = SHIFT_ROR;
1086 d42f183c aurel32
        goto gen_shift64;
1087 d42f183c aurel32
1088 c896fe29 bellard
    case INDEX_op_brcond_i32:
1089 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], 
1090 c896fe29 bellard
                       args[3], 0);
1091 c896fe29 bellard
        break;
1092 c896fe29 bellard
    case INDEX_op_brcond_i64:
1093 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], 
1094 c896fe29 bellard
                       args[3], P_REXW);
1095 c896fe29 bellard
        break;
1096 c896fe29 bellard
1097 c896fe29 bellard
    case INDEX_op_bswap_i32:
1098 c896fe29 bellard
        tcg_out_opc(s, (0xc8 + (args[0] & 7)) | P_EXT, 0, args[0], 0);
1099 c896fe29 bellard
        break;
1100 c896fe29 bellard
    case INDEX_op_bswap_i64:
1101 c896fe29 bellard
        tcg_out_opc(s, (0xc8 + (args[0] & 7)) | P_EXT | P_REXW, 0, args[0], 0);
1102 c896fe29 bellard
        break;
1103 c896fe29 bellard
1104 390efc54 pbrook
    case INDEX_op_neg_i32:
1105 390efc54 pbrook
        tcg_out_modrm(s, 0xf7, 3, args[0]);
1106 390efc54 pbrook
        break;
1107 390efc54 pbrook
    case INDEX_op_neg_i64:
1108 390efc54 pbrook
        tcg_out_modrm(s, 0xf7 | P_REXW, 3, args[0]);
1109 390efc54 pbrook
        break;
1110 390efc54 pbrook
1111 d2604285 aurel32
    case INDEX_op_not_i32:
1112 d2604285 aurel32
        tcg_out_modrm(s, 0xf7, 2, args[0]);
1113 d2604285 aurel32
        break;
1114 d2604285 aurel32
    case INDEX_op_not_i64:
1115 d2604285 aurel32
        tcg_out_modrm(s, 0xf7 | P_REXW, 2, args[0]);
1116 d2604285 aurel32
        break;
1117 d2604285 aurel32
1118 b6d17150 pbrook
    case INDEX_op_ext8s_i32:
1119 b6d17150 pbrook
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXB, args[0], args[1]);
1120 b6d17150 pbrook
        break;
1121 b6d17150 pbrook
    case INDEX_op_ext16s_i32:
1122 b6d17150 pbrook
        tcg_out_modrm(s, 0xbf | P_EXT, args[0], args[1]);
1123 b6d17150 pbrook
        break;
1124 b6d17150 pbrook
    case INDEX_op_ext8s_i64:
1125 b6d17150 pbrook
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXW, args[0], args[1]);
1126 b6d17150 pbrook
        break;
1127 b6d17150 pbrook
    case INDEX_op_ext16s_i64:
1128 b6d17150 pbrook
        tcg_out_modrm(s, 0xbf | P_EXT | P_REXW, args[0], args[1]);
1129 b6d17150 pbrook
        break;
1130 b6d17150 pbrook
    case INDEX_op_ext32s_i64:
1131 b6d17150 pbrook
        tcg_out_modrm(s, 0x63 | P_REXW, args[0], args[1]);
1132 b6d17150 pbrook
        break;
1133 b6d17150 pbrook
1134 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1135 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1136 c896fe29 bellard
        break;
1137 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1138 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1139 c896fe29 bellard
        break;
1140 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1141 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1142 c896fe29 bellard
        break;
1143 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1144 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1145 c896fe29 bellard
        break;
1146 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1147 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1148 c896fe29 bellard
        break;
1149 c896fe29 bellard
    case INDEX_op_qemu_ld32s:
1150 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2 | 4);
1151 c896fe29 bellard
        break;
1152 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1153 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1154 c896fe29 bellard
        break;
1155 c896fe29 bellard
        
1156 c896fe29 bellard
    case INDEX_op_qemu_st8:
1157 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1158 c896fe29 bellard
        break;
1159 c896fe29 bellard
    case INDEX_op_qemu_st16:
1160 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1161 c896fe29 bellard
        break;
1162 c896fe29 bellard
    case INDEX_op_qemu_st32:
1163 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1164 c896fe29 bellard
        break;
1165 c896fe29 bellard
    case INDEX_op_qemu_st64:
1166 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1167 c896fe29 bellard
        break;
1168 c896fe29 bellard
1169 c896fe29 bellard
    default:
1170 c896fe29 bellard
        tcg_abort();
1171 c896fe29 bellard
    }
1172 c896fe29 bellard
}
1173 c896fe29 bellard
1174 b03cce8e bellard
static int tcg_target_callee_save_regs[] = {
1175 b03cce8e bellard
    TCG_REG_RBP,
1176 b03cce8e bellard
    TCG_REG_RBX,
1177 b03cce8e bellard
    TCG_REG_R12,
1178 b03cce8e bellard
    TCG_REG_R13,
1179 b03cce8e bellard
    /*    TCG_REG_R14, */ /* currently used for the global env, so no
1180 b03cce8e bellard
                             need to save */
1181 b03cce8e bellard
    TCG_REG_R15,
1182 b03cce8e bellard
};
1183 b03cce8e bellard
1184 b03cce8e bellard
static inline void tcg_out_push(TCGContext *s, int reg)
1185 b03cce8e bellard
{
1186 b03cce8e bellard
    tcg_out_opc(s, (0x50 + (reg & 7)), 0, reg, 0);
1187 b03cce8e bellard
}
1188 b03cce8e bellard
1189 b03cce8e bellard
static inline void tcg_out_pop(TCGContext *s, int reg)
1190 b03cce8e bellard
{
1191 b03cce8e bellard
    tcg_out_opc(s, (0x58 + (reg & 7)), 0, reg, 0);
1192 b03cce8e bellard
}
1193 b03cce8e bellard
1194 b03cce8e bellard
/* Generate global QEMU prologue and epilogue code */
1195 b03cce8e bellard
void tcg_target_qemu_prologue(TCGContext *s)
1196 b03cce8e bellard
{
1197 b03cce8e bellard
    int i, frame_size, push_size, stack_addend;
1198 b03cce8e bellard
1199 b03cce8e bellard
    /* TB prologue */
1200 b03cce8e bellard
    /* save all callee saved registers */
1201 b03cce8e bellard
    for(i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1202 b03cce8e bellard
        tcg_out_push(s, tcg_target_callee_save_regs[i]);
1203 b03cce8e bellard
1204 b03cce8e bellard
    }
1205 b03cce8e bellard
    /* reserve some stack space */
1206 b03cce8e bellard
    push_size = 8 + ARRAY_SIZE(tcg_target_callee_save_regs) * 8;
1207 b03cce8e bellard
    frame_size = push_size + TCG_STATIC_CALL_ARGS_SIZE;
1208 b03cce8e bellard
    frame_size = (frame_size + TCG_TARGET_STACK_ALIGN - 1) & 
1209 b03cce8e bellard
        ~(TCG_TARGET_STACK_ALIGN - 1);
1210 b03cce8e bellard
    stack_addend = frame_size - push_size;
1211 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_RSP, -stack_addend);
1212 b03cce8e bellard
1213 b03cce8e bellard
    tcg_out_modrm(s, 0xff, 4, TCG_REG_RDI); /* jmp *%rdi */
1214 b03cce8e bellard
    
1215 b03cce8e bellard
    /* TB epilogue */
1216 b03cce8e bellard
    tb_ret_addr = s->code_ptr;
1217 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_RSP, stack_addend);
1218 b03cce8e bellard
    for(i = ARRAY_SIZE(tcg_target_callee_save_regs) - 1; i >= 0; i--) {
1219 b03cce8e bellard
        tcg_out_pop(s, tcg_target_callee_save_regs[i]);
1220 b03cce8e bellard
    }
1221 b03cce8e bellard
    tcg_out8(s, 0xc3); /* ret */
1222 b03cce8e bellard
}
1223 b03cce8e bellard
1224 c896fe29 bellard
static const TCGTargetOpDef x86_64_op_defs[] = {
1225 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1226 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1227 c896fe29 bellard
    { INDEX_op_call, { "ri" } }, /* XXX: might need a specific constant constraint */
1228 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } }, /* XXX: might need a specific constant constraint */
1229 c896fe29 bellard
    { INDEX_op_br, { } },
1230 c896fe29 bellard
1231 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1232 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1233 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1234 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1235 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1236 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1237 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1238 c896fe29 bellard
    { INDEX_op_st8_i32, { "r", "r" } },
1239 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1240 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1241 c896fe29 bellard
1242 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1243 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1244 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1245 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1246 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1247 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1248 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1249 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1250 c896fe29 bellard
1251 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1252 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1253 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1254 d42f183c aurel32
    { INDEX_op_rotl_i32, { "r", "0", "ci" } },
1255 d42f183c aurel32
    { INDEX_op_rotr_i32, { "r", "0", "ci" } },
1256 c896fe29 bellard
1257 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1258 c896fe29 bellard
1259 c896fe29 bellard
    { INDEX_op_mov_i64, { "r", "r" } },
1260 c896fe29 bellard
    { INDEX_op_movi_i64, { "r" } },
1261 c896fe29 bellard
    { INDEX_op_ld8u_i64, { "r", "r" } },
1262 c896fe29 bellard
    { INDEX_op_ld8s_i64, { "r", "r" } },
1263 c896fe29 bellard
    { INDEX_op_ld16u_i64, { "r", "r" } },
1264 c896fe29 bellard
    { INDEX_op_ld16s_i64, { "r", "r" } },
1265 c896fe29 bellard
    { INDEX_op_ld32u_i64, { "r", "r" } },
1266 c896fe29 bellard
    { INDEX_op_ld32s_i64, { "r", "r" } },
1267 c896fe29 bellard
    { INDEX_op_ld_i64, { "r", "r" } },
1268 c896fe29 bellard
    { INDEX_op_st8_i64, { "r", "r" } },
1269 c896fe29 bellard
    { INDEX_op_st16_i64, { "r", "r" } },
1270 c896fe29 bellard
    { INDEX_op_st32_i64, { "r", "r" } },
1271 c896fe29 bellard
    { INDEX_op_st_i64, { "r", "r" } },
1272 c896fe29 bellard
1273 c896fe29 bellard
    { INDEX_op_add_i64, { "r", "0", "re" } },
1274 c896fe29 bellard
    { INDEX_op_mul_i64, { "r", "0", "re" } },
1275 c896fe29 bellard
    { INDEX_op_div2_i64, { "a", "d", "0", "1", "r" } },
1276 c896fe29 bellard
    { INDEX_op_divu2_i64, { "a", "d", "0", "1", "r" } },
1277 c896fe29 bellard
    { INDEX_op_sub_i64, { "r", "0", "re" } },
1278 c896fe29 bellard
    { INDEX_op_and_i64, { "r", "0", "reZ" } },
1279 c896fe29 bellard
    { INDEX_op_or_i64, { "r", "0", "re" } },
1280 c896fe29 bellard
    { INDEX_op_xor_i64, { "r", "0", "re" } },
1281 c896fe29 bellard
1282 c896fe29 bellard
    { INDEX_op_shl_i64, { "r", "0", "ci" } },
1283 c896fe29 bellard
    { INDEX_op_shr_i64, { "r", "0", "ci" } },
1284 c896fe29 bellard
    { INDEX_op_sar_i64, { "r", "0", "ci" } },
1285 d42f183c aurel32
    { INDEX_op_rotl_i64, { "r", "0", "ci" } },
1286 d42f183c aurel32
    { INDEX_op_rotr_i64, { "r", "0", "ci" } },
1287 c896fe29 bellard
1288 c896fe29 bellard
    { INDEX_op_brcond_i64, { "r", "re" } },
1289 c896fe29 bellard
1290 c896fe29 bellard
    { INDEX_op_bswap_i32, { "r", "0" } },
1291 c896fe29 bellard
    { INDEX_op_bswap_i64, { "r", "0" } },
1292 c896fe29 bellard
1293 390efc54 pbrook
    { INDEX_op_neg_i32, { "r", "0" } },
1294 390efc54 pbrook
    { INDEX_op_neg_i64, { "r", "0" } },
1295 390efc54 pbrook
1296 d2604285 aurel32
    { INDEX_op_not_i32, { "r", "0" } },
1297 d2604285 aurel32
    { INDEX_op_not_i64, { "r", "0" } },
1298 d2604285 aurel32
1299 b6d17150 pbrook
    { INDEX_op_ext8s_i32, { "r", "r"} },
1300 b6d17150 pbrook
    { INDEX_op_ext16s_i32, { "r", "r"} },
1301 b6d17150 pbrook
    { INDEX_op_ext8s_i64, { "r", "r"} },
1302 b6d17150 pbrook
    { INDEX_op_ext16s_i64, { "r", "r"} },
1303 b6d17150 pbrook
    { INDEX_op_ext32s_i64, { "r", "r"} },
1304 b6d17150 pbrook
1305 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1306 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1307 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1308 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1309 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1310 c896fe29 bellard
    { INDEX_op_qemu_ld32s, { "r", "L" } },
1311 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "L" } },
1312 c896fe29 bellard
1313 c896fe29 bellard
    { INDEX_op_qemu_st8, { "L", "L" } },
1314 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1315 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1316 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1317 c896fe29 bellard
1318 c896fe29 bellard
    { -1 },
1319 c896fe29 bellard
};
1320 c896fe29 bellard
1321 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1322 c896fe29 bellard
{
1323 b03cce8e bellard
    /* fail safe */
1324 b03cce8e bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1325 b03cce8e bellard
        tcg_abort();
1326 b03cce8e bellard
1327 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffff);
1328 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I64], 0, 0xffff);
1329 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1330 c896fe29 bellard
                     (1 << TCG_REG_RDI) | 
1331 c896fe29 bellard
                     (1 << TCG_REG_RSI) | 
1332 c896fe29 bellard
                     (1 << TCG_REG_RDX) |
1333 c896fe29 bellard
                     (1 << TCG_REG_RCX) |
1334 c896fe29 bellard
                     (1 << TCG_REG_R8) |
1335 c896fe29 bellard
                     (1 << TCG_REG_R9) |
1336 c896fe29 bellard
                     (1 << TCG_REG_RAX) |
1337 c896fe29 bellard
                     (1 << TCG_REG_R10) |
1338 c896fe29 bellard
                     (1 << TCG_REG_R11));
1339 c896fe29 bellard
    
1340 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1341 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_RSP);
1342 3c3a1d20 bellard
1343 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_64_op_defs);
1344 c896fe29 bellard
}