root / hw / vexpress.c @ d4970b07
History | View | Annotate | Download (7.7 kB)
1 | 2055283b | Peter Maydell | /*
|
---|---|---|---|
2 | 2055283b | Peter Maydell | * ARM Versatile Express emulation.
|
3 | 2055283b | Peter Maydell | *
|
4 | 2055283b | Peter Maydell | * Copyright (c) 2010 - 2011 B Labs Ltd.
|
5 | 2055283b | Peter Maydell | * Copyright (c) 2011 Linaro Limited
|
6 | 2055283b | Peter Maydell | * Written by Bahadir Balban, Amit Mahajan, Peter Maydell
|
7 | 2055283b | Peter Maydell | *
|
8 | 2055283b | Peter Maydell | * This program is free software; you can redistribute it and/or modify
|
9 | 2055283b | Peter Maydell | * it under the terms of the GNU General Public License version 2 as
|
10 | 2055283b | Peter Maydell | * published by the Free Software Foundation.
|
11 | 2055283b | Peter Maydell | *
|
12 | 2055283b | Peter Maydell | * This program is distributed in the hope that it will be useful,
|
13 | 2055283b | Peter Maydell | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | 2055283b | Peter Maydell | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
15 | 2055283b | Peter Maydell | * GNU General Public License for more details.
|
16 | 2055283b | Peter Maydell | *
|
17 | 2055283b | Peter Maydell | * You should have received a copy of the GNU General Public License along
|
18 | 2055283b | Peter Maydell | * with this program; if not, see <http://www.gnu.org/licenses/>.
|
19 | 2055283b | Peter Maydell | */
|
20 | 2055283b | Peter Maydell | |
21 | 2055283b | Peter Maydell | #include "sysbus.h" |
22 | 2055283b | Peter Maydell | #include "arm-misc.h" |
23 | 2055283b | Peter Maydell | #include "primecell.h" |
24 | 2055283b | Peter Maydell | #include "devices.h" |
25 | 2055283b | Peter Maydell | #include "net.h" |
26 | 2055283b | Peter Maydell | #include "sysemu.h" |
27 | 2055283b | Peter Maydell | #include "boards.h" |
28 | 2055283b | Peter Maydell | |
29 | 2055283b | Peter Maydell | #define SMP_BOOT_ADDR 0xe0000000 |
30 | 2055283b | Peter Maydell | |
31 | 2055283b | Peter Maydell | #define VEXPRESS_BOARD_ID 0x8e0 |
32 | 2055283b | Peter Maydell | |
33 | 2055283b | Peter Maydell | static struct arm_boot_info vexpress_binfo = { |
34 | 2055283b | Peter Maydell | .smp_loader_start = SMP_BOOT_ADDR, |
35 | 2055283b | Peter Maydell | }; |
36 | 2055283b | Peter Maydell | |
37 | 2055283b | Peter Maydell | static void vexpress_a9_init(ram_addr_t ram_size, |
38 | 2055283b | Peter Maydell | const char *boot_device, |
39 | 2055283b | Peter Maydell | const char *kernel_filename, const char *kernel_cmdline, |
40 | 2055283b | Peter Maydell | const char *initrd_filename, const char *cpu_model) |
41 | 2055283b | Peter Maydell | { |
42 | 2055283b | Peter Maydell | CPUState *env = NULL;
|
43 | 2055283b | Peter Maydell | ram_addr_t ram_offset, vram_offset, sram_offset; |
44 | 2055283b | Peter Maydell | DeviceState *dev, *sysctl; |
45 | 2055283b | Peter Maydell | SysBusDevice *busdev; |
46 | 2055283b | Peter Maydell | qemu_irq *irqp; |
47 | 2055283b | Peter Maydell | qemu_irq pic[64];
|
48 | 2055283b | Peter Maydell | int n;
|
49 | 2055283b | Peter Maydell | qemu_irq cpu_irq[4];
|
50 | 2055283b | Peter Maydell | uint32_t proc_id; |
51 | 2055283b | Peter Maydell | uint32_t sys_id; |
52 | 2055283b | Peter Maydell | ram_addr_t low_ram_size, vram_size, sram_size; |
53 | 2055283b | Peter Maydell | |
54 | 2055283b | Peter Maydell | if (!cpu_model) {
|
55 | 2055283b | Peter Maydell | cpu_model = "cortex-a9";
|
56 | 2055283b | Peter Maydell | } |
57 | 2055283b | Peter Maydell | |
58 | 2055283b | Peter Maydell | for (n = 0; n < smp_cpus; n++) { |
59 | 2055283b | Peter Maydell | env = cpu_init(cpu_model); |
60 | 2055283b | Peter Maydell | if (!env) {
|
61 | 2055283b | Peter Maydell | fprintf(stderr, "Unable to find CPU definition\n");
|
62 | 2055283b | Peter Maydell | exit(1);
|
63 | 2055283b | Peter Maydell | } |
64 | 2055283b | Peter Maydell | irqp = arm_pic_init_cpu(env); |
65 | 2055283b | Peter Maydell | cpu_irq[n] = irqp[ARM_PIC_CPU_IRQ]; |
66 | 2055283b | Peter Maydell | } |
67 | 2055283b | Peter Maydell | |
68 | 2055283b | Peter Maydell | if (ram_size > 0x40000000) { |
69 | 2055283b | Peter Maydell | /* 1GB is the maximum the address space permits */
|
70 | 2055283b | Peter Maydell | fprintf(stderr, "vexpress: cannot model more than 1GB RAM\n");
|
71 | 2055283b | Peter Maydell | exit(1);
|
72 | 2055283b | Peter Maydell | } |
73 | 2055283b | Peter Maydell | |
74 | 2055283b | Peter Maydell | ram_offset = qemu_ram_alloc(NULL, "vexpress.highmem", ram_size); |
75 | 2055283b | Peter Maydell | low_ram_size = ram_size; |
76 | 2055283b | Peter Maydell | if (low_ram_size > 0x4000000) { |
77 | 2055283b | Peter Maydell | low_ram_size = 0x4000000;
|
78 | 2055283b | Peter Maydell | } |
79 | 2055283b | Peter Maydell | /* RAM is from 0x60000000 upwards. The bottom 64MB of the
|
80 | 2055283b | Peter Maydell | * address space should in theory be remappable to various
|
81 | 2055283b | Peter Maydell | * things including ROM or RAM; we always map the RAM there.
|
82 | 2055283b | Peter Maydell | */
|
83 | 2055283b | Peter Maydell | cpu_register_physical_memory(0x0, low_ram_size, ram_offset | IO_MEM_RAM);
|
84 | 2055283b | Peter Maydell | cpu_register_physical_memory(0x60000000, ram_size,
|
85 | 2055283b | Peter Maydell | ram_offset | IO_MEM_RAM); |
86 | 2055283b | Peter Maydell | |
87 | 2055283b | Peter Maydell | /* 0x1e000000 A9MPCore (SCU) private memory region */
|
88 | 2055283b | Peter Maydell | dev = qdev_create(NULL, "a9mpcore_priv"); |
89 | 2055283b | Peter Maydell | qdev_prop_set_uint32(dev, "num-cpu", smp_cpus);
|
90 | 2055283b | Peter Maydell | qdev_init_nofail(dev); |
91 | 2055283b | Peter Maydell | busdev = sysbus_from_qdev(dev); |
92 | 2055283b | Peter Maydell | vexpress_binfo.smp_priv_base = 0x1e000000;
|
93 | 2055283b | Peter Maydell | sysbus_mmio_map(busdev, 0, vexpress_binfo.smp_priv_base);
|
94 | 2055283b | Peter Maydell | for (n = 0; n < smp_cpus; n++) { |
95 | 2055283b | Peter Maydell | sysbus_connect_irq(busdev, n, cpu_irq[n]); |
96 | 2055283b | Peter Maydell | } |
97 | 2055283b | Peter Maydell | /* Interrupts [42:0] are from the motherboard;
|
98 | 2055283b | Peter Maydell | * [47:43] are reserved; [63:48] are daughterboard
|
99 | 2055283b | Peter Maydell | * peripherals. Note that some documentation numbers
|
100 | 2055283b | Peter Maydell | * external interrupts starting from 32 (because the
|
101 | 2055283b | Peter Maydell | * A9MP has internal interrupts 0..31).
|
102 | 2055283b | Peter Maydell | */
|
103 | 2055283b | Peter Maydell | for (n = 0; n < 64; n++) { |
104 | 2055283b | Peter Maydell | pic[n] = qdev_get_gpio_in(dev, n); |
105 | 2055283b | Peter Maydell | } |
106 | 2055283b | Peter Maydell | |
107 | 2055283b | Peter Maydell | /* Motherboard peripherals CS7 : 0x10000000 .. 0x10020000 */
|
108 | 2055283b | Peter Maydell | sys_id = 0x1190f500;
|
109 | 2055283b | Peter Maydell | proc_id = 0x0c000191;
|
110 | 2055283b | Peter Maydell | |
111 | 2055283b | Peter Maydell | /* 0x10000000 System registers */
|
112 | 2055283b | Peter Maydell | sysctl = qdev_create(NULL, "realview_sysctl"); |
113 | 2055283b | Peter Maydell | qdev_prop_set_uint32(sysctl, "sys_id", sys_id);
|
114 | 2055283b | Peter Maydell | qdev_init_nofail(sysctl); |
115 | 2055283b | Peter Maydell | qdev_prop_set_uint32(sysctl, "proc_id", proc_id);
|
116 | 2055283b | Peter Maydell | sysbus_mmio_map(sysbus_from_qdev(sysctl), 0, 0x10000000); |
117 | 2055283b | Peter Maydell | |
118 | 2055283b | Peter Maydell | /* 0x10001000 SP810 system control */
|
119 | 2055283b | Peter Maydell | /* 0x10002000 serial bus PCI */
|
120 | 2055283b | Peter Maydell | /* 0x10004000 PL041 audio */
|
121 | 2055283b | Peter Maydell | |
122 | 2055283b | Peter Maydell | dev = sysbus_create_varargs("pl181", 0x10005000, pic[9], pic[10], NULL); |
123 | 2055283b | Peter Maydell | /* Wire up MMC card detect and read-only signals */
|
124 | 2055283b | Peter Maydell | qdev_connect_gpio_out(dev, 0,
|
125 | 2055283b | Peter Maydell | qdev_get_gpio_in(sysctl, ARM_SYSCTL_GPIO_MMC_WPROT)); |
126 | 2055283b | Peter Maydell | qdev_connect_gpio_out(dev, 1,
|
127 | 2055283b | Peter Maydell | qdev_get_gpio_in(sysctl, ARM_SYSCTL_GPIO_MMC_CARDIN)); |
128 | 2055283b | Peter Maydell | |
129 | 2055283b | Peter Maydell | sysbus_create_simple("pl050_keyboard", 0x10006000, pic[12]); |
130 | 2055283b | Peter Maydell | sysbus_create_simple("pl050_mouse", 0x10007000, pic[13]); |
131 | 2055283b | Peter Maydell | |
132 | 2055283b | Peter Maydell | sysbus_create_simple("pl011", 0x10009000, pic[5]); |
133 | 2055283b | Peter Maydell | sysbus_create_simple("pl011", 0x1000a000, pic[6]); |
134 | 2055283b | Peter Maydell | sysbus_create_simple("pl011", 0x1000b000, pic[7]); |
135 | 2055283b | Peter Maydell | sysbus_create_simple("pl011", 0x1000c000, pic[8]); |
136 | 2055283b | Peter Maydell | |
137 | 2055283b | Peter Maydell | /* 0x1000f000 SP805 WDT */
|
138 | 2055283b | Peter Maydell | |
139 | 2055283b | Peter Maydell | sysbus_create_simple("sp804", 0x10011000, pic[2]); |
140 | 2055283b | Peter Maydell | sysbus_create_simple("sp804", 0x10012000, pic[3]); |
141 | 2055283b | Peter Maydell | |
142 | 2055283b | Peter Maydell | /* 0x10016000 Serial Bus DVI */
|
143 | 2055283b | Peter Maydell | |
144 | 2055283b | Peter Maydell | sysbus_create_simple("pl031", 0x10017000, pic[4]); /* RTC */ |
145 | 2055283b | Peter Maydell | |
146 | 2055283b | Peter Maydell | /* 0x1001a000 Compact Flash */
|
147 | 2055283b | Peter Maydell | |
148 | 2055283b | Peter Maydell | /* 0x1001f000 PL111 CLCD (motherboard) */
|
149 | 2055283b | Peter Maydell | |
150 | 2055283b | Peter Maydell | /* Daughterboard peripherals : 0x10020000 .. 0x20000000 */
|
151 | 2055283b | Peter Maydell | |
152 | 2055283b | Peter Maydell | /* 0x10020000 PL111 CLCD (daughterboard) */
|
153 | 2055283b | Peter Maydell | sysbus_create_simple("pl110", 0x10020000, pic[44]); |
154 | 2055283b | Peter Maydell | |
155 | 2055283b | Peter Maydell | /* 0x10060000 AXI RAM */
|
156 | 2055283b | Peter Maydell | /* 0x100e0000 PL341 Dynamic Memory Controller */
|
157 | 2055283b | Peter Maydell | /* 0x100e1000 PL354 Static Memory Controller */
|
158 | 2055283b | Peter Maydell | /* 0x100e2000 System Configuration Controller */
|
159 | 2055283b | Peter Maydell | |
160 | 2055283b | Peter Maydell | sysbus_create_simple("sp804", 0x100e4000, pic[48]); |
161 | 2055283b | Peter Maydell | /* 0x100e5000 SP805 Watchdog module */
|
162 | 2055283b | Peter Maydell | /* 0x100e6000 BP147 TrustZone Protection Controller */
|
163 | 2055283b | Peter Maydell | /* 0x100e9000 PL301 'Fast' AXI matrix */
|
164 | 2055283b | Peter Maydell | /* 0x100ea000 PL301 'Slow' AXI matrix */
|
165 | 2055283b | Peter Maydell | /* 0x100ec000 TrustZone Address Space Controller */
|
166 | 2055283b | Peter Maydell | /* 0x10200000 CoreSight debug APB */
|
167 | 2055283b | Peter Maydell | /* 0x1e00a000 PL310 L2 Cache Controller */
|
168 | 2055283b | Peter Maydell | |
169 | 2055283b | Peter Maydell | /* CS0: NOR0 flash : 0x40000000 .. 0x44000000 */
|
170 | 2055283b | Peter Maydell | /* CS4: NOR1 flash : 0x44000000 .. 0x48000000 */
|
171 | 2055283b | Peter Maydell | /* CS2: SRAM : 0x48000000 .. 0x4a000000 */
|
172 | 2055283b | Peter Maydell | sram_size = 0x2000000;
|
173 | 2055283b | Peter Maydell | sram_offset = qemu_ram_alloc(NULL, "vexpress.sram", sram_size); |
174 | 2055283b | Peter Maydell | cpu_register_physical_memory(0x48000000, sram_size,
|
175 | 2055283b | Peter Maydell | sram_offset | IO_MEM_RAM); |
176 | 2055283b | Peter Maydell | |
177 | 2055283b | Peter Maydell | /* CS3: USB, ethernet, VRAM : 0x4c000000 .. 0x50000000 */
|
178 | 2055283b | Peter Maydell | |
179 | 2055283b | Peter Maydell | /* 0x4c000000 Video RAM */
|
180 | 2055283b | Peter Maydell | vram_size = 0x800000;
|
181 | 2055283b | Peter Maydell | vram_offset = qemu_ram_alloc(NULL, "vexpress.vram", vram_size); |
182 | 2055283b | Peter Maydell | cpu_register_physical_memory(0x4c000000, vram_size,
|
183 | 2055283b | Peter Maydell | vram_offset | IO_MEM_RAM); |
184 | 2055283b | Peter Maydell | |
185 | 2055283b | Peter Maydell | /* 0x4e000000 LAN9118 Ethernet */
|
186 | 2055283b | Peter Maydell | if (nd_table[0].vlan) { |
187 | 2055283b | Peter Maydell | lan9118_init(&nd_table[0], 0x4e000000, pic[15]); |
188 | 2055283b | Peter Maydell | } |
189 | 2055283b | Peter Maydell | |
190 | 2055283b | Peter Maydell | /* 0x4f000000 ISP1761 USB */
|
191 | 2055283b | Peter Maydell | |
192 | 2055283b | Peter Maydell | /* ??? Hack to map an additional page of ram for the secondary CPU
|
193 | 2055283b | Peter Maydell | startup code. I guess this works on real hardware because the
|
194 | 2055283b | Peter Maydell | BootROM happens to be in ROM/flash or in memory that isn't clobbered
|
195 | 2055283b | Peter Maydell | until after Linux boots the secondary CPUs. */
|
196 | 2055283b | Peter Maydell | ram_offset = qemu_ram_alloc(NULL, "vexpress.hack", 0x1000); |
197 | 2055283b | Peter Maydell | cpu_register_physical_memory(SMP_BOOT_ADDR, 0x1000,
|
198 | 2055283b | Peter Maydell | ram_offset | IO_MEM_RAM); |
199 | 2055283b | Peter Maydell | |
200 | 2055283b | Peter Maydell | vexpress_binfo.ram_size = ram_size; |
201 | 2055283b | Peter Maydell | vexpress_binfo.kernel_filename = kernel_filename; |
202 | 2055283b | Peter Maydell | vexpress_binfo.kernel_cmdline = kernel_cmdline; |
203 | 2055283b | Peter Maydell | vexpress_binfo.initrd_filename = initrd_filename; |
204 | 2055283b | Peter Maydell | vexpress_binfo.nb_cpus = smp_cpus; |
205 | 2055283b | Peter Maydell | vexpress_binfo.board_id = VEXPRESS_BOARD_ID; |
206 | 2055283b | Peter Maydell | vexpress_binfo.loader_start = 0x60000000;
|
207 | 2055283b | Peter Maydell | arm_load_kernel(first_cpu, &vexpress_binfo); |
208 | 2055283b | Peter Maydell | } |
209 | 2055283b | Peter Maydell | |
210 | 2055283b | Peter Maydell | |
211 | 2055283b | Peter Maydell | static QEMUMachine vexpress_a9_machine = {
|
212 | 2055283b | Peter Maydell | .name = "vexpress-a9",
|
213 | 2055283b | Peter Maydell | .desc = "ARM Versatile Express for Cortex-A9",
|
214 | 2055283b | Peter Maydell | .init = vexpress_a9_init, |
215 | 2055283b | Peter Maydell | .use_scsi = 1,
|
216 | 2055283b | Peter Maydell | .max_cpus = 4,
|
217 | 2055283b | Peter Maydell | }; |
218 | 2055283b | Peter Maydell | |
219 | 2055283b | Peter Maydell | static void vexpress_machine_init(void) |
220 | 2055283b | Peter Maydell | { |
221 | 2055283b | Peter Maydell | qemu_register_machine(&vexpress_a9_machine); |
222 | 2055283b | Peter Maydell | } |
223 | 2055283b | Peter Maydell | |
224 | 2055283b | Peter Maydell | machine_init(vexpress_machine_init); |