Archipelago » qemu

/*

 * QEMU GT64120 PCI host

 *

 * Copyright (c) 2006,2007 Aurelien Jarno

 *

 * Permission is hereby granted, free of charge, to any person obtaining a copy

 * of this software and associated documentation files (the "Software"), to deal

 * in the Software without restriction, including without limitation the rights

 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell

 * copies of the Software, and to permit persons to whom the Software is

 * furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice shall be included in

 * all copies or substantial portions of the Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL

 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER

 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,

 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN

 * THE SOFTWARE.

 */

#include "hw.h"

#include "mips.h"

#include "pci/pci.h"

#include "pci/pci_host.h"

#include "pc.h"

#include "exec/address-spaces.h"

//#define DEBUG

#ifdef DEBUG

#define DPRINTF(fmt, ...) fprintf(stderr, "%s: " fmt, __FUNCTION__, ##__VA_ARGS__)

#else

#define DPRINTF(fmt, ...)

#endif

#define GT_REGS                        (0x1000 >> 2)

/* CPU Configuration */

#define GT_CPU                    (0x000 >> 2)

#define GT_MULTI                    (0x120 >> 2)

/* CPU Address Decode */

#define GT_SCS10LD                    (0x008 >> 2)

#define GT_SCS10HD                    (0x010 >> 2)

#define GT_SCS32LD                    (0x018 >> 2)

#define GT_SCS32HD                    (0x020 >> 2)

#define GT_CS20LD                    (0x028 >> 2)

#define GT_CS20HD                    (0x030 >> 2)

#define GT_CS3BOOTLD            (0x038 >> 2)

#define GT_CS3BOOTHD            (0x040 >> 2)

#define GT_PCI0IOLD                    (0x048 >> 2)

#define GT_PCI0IOHD                    (0x050 >> 2)

#define GT_PCI0M0LD                    (0x058 >> 2)

#define GT_PCI0M0HD                    (0x060 >> 2)

#define GT_PCI0M1LD                    (0x080 >> 2)

#define GT_PCI0M1HD                    (0x088 >> 2)

#define GT_PCI1IOLD                    (0x090 >> 2)

#define GT_PCI1IOHD                    (0x098 >> 2)

#define GT_PCI1M0LD                    (0x0a0 >> 2)

#define GT_PCI1M0HD                    (0x0a8 >> 2)

#define GT_PCI1M1LD                    (0x0b0 >> 2)

#define GT_PCI1M1HD                    (0x0b8 >> 2)

#define GT_ISD                    (0x068 >> 2)

#define GT_SCS10AR                    (0x0d0 >> 2)

#define GT_SCS32AR                    (0x0d8 >> 2)

#define GT_CS20R                    (0x0e0 >> 2)

#define GT_CS3BOOTR                    (0x0e8 >> 2)

#define GT_PCI0IOREMAP            (0x0f0 >> 2)

#define GT_PCI0M0REMAP            (0x0f8 >> 2)

#define GT_PCI0M1REMAP            (0x100 >> 2)

#define GT_PCI1IOREMAP            (0x108 >> 2)

#define GT_PCI1M0REMAP            (0x110 >> 2)

#define GT_PCI1M1REMAP            (0x118 >> 2)

/* CPU Error Report */

#define GT_CPUERR_ADDRLO            (0x070 >> 2)

#define GT_CPUERR_ADDRHI            (0x078 >> 2)

#define GT_CPUERR_DATALO            (0x128 >> 2)                /* GT-64120A only  */

#define GT_CPUERR_DATAHI            (0x130 >> 2)                /* GT-64120A only  */

#define GT_CPUERR_PARITY            (0x138 >> 2)                /* GT-64120A only  */

/* CPU Sync Barrier */

#define GT_PCI0SYNC                    (0x0c0 >> 2)

#define GT_PCI1SYNC                    (0x0c8 >> 2)

/* SDRAM and Device Address Decode */

#define GT_SCS0LD                    (0x400 >> 2)

#define GT_SCS0HD                    (0x404 >> 2)

#define GT_SCS1LD                    (0x408 >> 2)

#define GT_SCS1HD                    (0x40c >> 2)

#define GT_SCS2LD                    (0x410 >> 2)

#define GT_SCS2HD                    (0x414 >> 2)

#define GT_SCS3LD                    (0x418 >> 2)

#define GT_SCS3HD                    (0x41c >> 2)

#define GT_CS0LD                    (0x420 >> 2)

#define GT_CS0HD                    (0x424 >> 2)

#define GT_CS1LD                    (0x428 >> 2)

#define GT_CS1HD                    (0x42c >> 2)

#define GT_CS2LD                    (0x430 >> 2)

#define GT_CS2HD                    (0x434 >> 2)

#define GT_CS3LD                    (0x438 >> 2)

#define GT_CS3HD                    (0x43c >> 2)

#define GT_BOOTLD                    (0x440 >> 2)

#define GT_BOOTHD                    (0x444 >> 2)

#define GT_ADERR                    (0x470 >> 2)

/* SDRAM Configuration */

#define GT_SDRAM_CFG            (0x448 >> 2)

#define GT_SDRAM_OPMODE            (0x474 >> 2)

#define GT_SDRAM_BM                    (0x478 >> 2)

#define GT_SDRAM_ADDRDECODE            (0x47c >> 2)

/* SDRAM Parameters */

#define GT_SDRAM_B0                    (0x44c >> 2)

#define GT_SDRAM_B1                    (0x450 >> 2)

#define GT_SDRAM_B2                    (0x454 >> 2)

#define GT_SDRAM_B3                    (0x458 >> 2)

/* Device Parameters */

#define GT_DEV_B0                    (0x45c >> 2)

#define GT_DEV_B1                    (0x460 >> 2)

#define GT_DEV_B2                    (0x464 >> 2)

#define GT_DEV_B3                    (0x468 >> 2)

#define GT_DEV_BOOT                    (0x46c >> 2)

/* ECC */

#define GT_ECC_ERRDATALO        (0x480 >> 2)                /* GT-64120A only  */

#define GT_ECC_ERRDATAHI        (0x484 >> 2)                /* GT-64120A only  */

#define GT_ECC_MEM                (0x488 >> 2)                /* GT-64120A only  */

#define GT_ECC_CALC                (0x48c >> 2)                /* GT-64120A only  */

#define GT_ECC_ERRADDR                (0x490 >> 2)                /* GT-64120A only  */

/* DMA Record */

#define GT_DMA0_CNT                    (0x800 >> 2)

#define GT_DMA1_CNT                    (0x804 >> 2)

#define GT_DMA2_CNT                    (0x808 >> 2)

#define GT_DMA3_CNT                    (0x80c >> 2)

#define GT_DMA0_SA                    (0x810 >> 2)

#define GT_DMA1_SA                    (0x814 >> 2)

#define GT_DMA2_SA                    (0x818 >> 2)

#define GT_DMA3_SA                    (0x81c >> 2)

#define GT_DMA0_DA                    (0x820 >> 2)

#define GT_DMA1_DA                    (0x824 >> 2)

#define GT_DMA2_DA                    (0x828 >> 2)

#define GT_DMA3_DA                    (0x82c >> 2)

#define GT_DMA0_NEXT            (0x830 >> 2)

#define GT_DMA1_NEXT            (0x834 >> 2)

#define GT_DMA2_NEXT            (0x838 >> 2)

#define GT_DMA3_NEXT            (0x83c >> 2)

#define GT_DMA0_CUR                    (0x870 >> 2)

#define GT_DMA1_CUR                    (0x874 >> 2)

#define GT_DMA2_CUR                    (0x878 >> 2)

#define GT_DMA3_CUR                    (0x87c >> 2)

/* DMA Channel Control */

#define GT_DMA0_CTRL            (0x840 >> 2)

#define GT_DMA1_CTRL            (0x844 >> 2)

#define GT_DMA2_CTRL            (0x848 >> 2)

#define GT_DMA3_CTRL            (0x84c >> 2)

/* DMA Arbiter */

#define GT_DMA_ARB                    (0x860 >> 2)

/* Timer/Counter */

#define GT_TC0                    (0x850 >> 2)

#define GT_TC1                    (0x854 >> 2)

#define GT_TC2                    (0x858 >> 2)

#define GT_TC3                    (0x85c >> 2)

#define GT_TC_CONTROL            (0x864 >> 2)

/* PCI Internal */

#define GT_PCI0_CMD                    (0xc00 >> 2)

#define GT_PCI0_TOR                    (0xc04 >> 2)

#define GT_PCI0_BS_SCS10            (0xc08 >> 2)

#define GT_PCI0_BS_SCS32            (0xc0c >> 2)

#define GT_PCI0_BS_CS20            (0xc10 >> 2)

#define GT_PCI0_BS_CS3BT            (0xc14 >> 2)

#define GT_PCI1_IACK            (0xc30 >> 2)

#define GT_PCI0_IACK            (0xc34 >> 2)

#define GT_PCI0_BARE            (0xc3c >> 2)

#define GT_PCI0_PREFMBR            (0xc40 >> 2)

#define GT_PCI0_SCS10_BAR            (0xc48 >> 2)

#define GT_PCI0_SCS32_BAR            (0xc4c >> 2)

#define GT_PCI0_CS20_BAR            (0xc50 >> 2)

#define GT_PCI0_CS3BT_BAR            (0xc54 >> 2)

#define GT_PCI0_SSCS10_BAR            (0xc58 >> 2)

#define GT_PCI0_SSCS32_BAR            (0xc5c >> 2)

#define GT_PCI0_SCS3BT_BAR            (0xc64 >> 2)

#define GT_PCI1_CMD                    (0xc80 >> 2)

#define GT_PCI1_TOR                    (0xc84 >> 2)

#define GT_PCI1_BS_SCS10            (0xc88 >> 2)

#define GT_PCI1_BS_SCS32            (0xc8c >> 2)

#define GT_PCI1_BS_CS20            (0xc90 >> 2)

#define GT_PCI1_BS_CS3BT            (0xc94 >> 2)

#define GT_PCI1_BARE            (0xcbc >> 2)

#define GT_PCI1_PREFMBR            (0xcc0 >> 2)

#define GT_PCI1_SCS10_BAR            (0xcc8 >> 2)

#define GT_PCI1_SCS32_BAR            (0xccc >> 2)

#define GT_PCI1_CS20_BAR            (0xcd0 >> 2)

#define GT_PCI1_CS3BT_BAR            (0xcd4 >> 2)

#define GT_PCI1_SSCS10_BAR            (0xcd8 >> 2)

#define GT_PCI1_SSCS32_BAR            (0xcdc >> 2)

#define GT_PCI1_SCS3BT_BAR            (0xce4 >> 2)

#define GT_PCI1_CFGADDR            (0xcf0 >> 2)

#define GT_PCI1_CFGDATA            (0xcf4 >> 2)

#define GT_PCI0_CFGADDR            (0xcf8 >> 2)

#define GT_PCI0_CFGDATA            (0xcfc >> 2)

/* Interrupts */

#define GT_INTRCAUSE            (0xc18 >> 2)

#define GT_INTRMASK                    (0xc1c >> 2)

#define GT_PCI0_ICMASK            (0xc24 >> 2)

#define GT_PCI0_SERR0MASK            (0xc28 >> 2)

#define GT_CPU_INTSEL            (0xc70 >> 2)

#define GT_PCI0_INTSEL            (0xc74 >> 2)

#define GT_HINTRCAUSE            (0xc98 >> 2)

#define GT_HINTRMASK            (0xc9c >> 2)

#define GT_PCI0_HICMASK            (0xca4 >> 2)

#define GT_PCI1_SERR1MASK            (0xca8 >> 2)

#define PCI_MAPPING_ENTRY(regname)            \

    hwaddr regname ##_start;      \

    hwaddr regname ##_length;     \

    MemoryRegion regname ##_mem

#define TYPE_GT64120_PCI_HOST_BRIDGE "gt64120"

#define GT64120_PCI_HOST_BRIDGE(obj) \

    OBJECT_CHECK(GT64120State, (obj), TYPE_GT64120_PCI_HOST_BRIDGE)

typedef struct GT64120State {

    PCIHostState parent_obj;

    uint32_t regs[GT_REGS];

    PCI_MAPPING_ENTRY(PCI0IO);

    PCI_MAPPING_ENTRY(ISD);

} GT64120State;

/* Adjust range to avoid touching space which isn't mappable via PCI */

/* XXX: Hardcoded values for Malta: 0x1e000000 - 0x1f100000

                                    0x1fc00000 - 0x1fd00000  */

static void check_reserved_space (hwaddr *start,

                                  hwaddr *length)

{

    hwaddr begin = *start;

    hwaddr end = *start + *length;

    if (end >= 0x1e000000LL && end < 0x1f100000LL)

        end = 0x1e000000LL;

    if (begin >= 0x1e000000LL && begin < 0x1f100000LL)

        begin = 0x1f100000LL;

    if (end >= 0x1fc00000LL && end < 0x1fd00000LL)

        end = 0x1fc00000LL;

    if (begin >= 0x1fc00000LL && begin < 0x1fd00000LL)

        begin = 0x1fd00000LL;

    /* XXX: This is broken when a reserved range splits the requested range */

    if (end >= 0x1f100000LL && begin < 0x1e000000LL)

        end = 0x1e000000LL;

    if (end >= 0x1fd00000LL && begin < 0x1fc00000LL)

        end = 0x1fc00000LL;

    *start = begin;

    *length = end - begin;

}

static void gt64120_isd_mapping(GT64120State *s)

{

    hwaddr start = s->regs[GT_ISD] << 21;

    hwaddr length = 0x1000;

    if (s->ISD_length) {

        memory_region_del_subregion(get_system_memory(), &s->ISD_mem);

    }

    check_reserved_space(&start, &length);

    length = 0x1000;

    /* Map new address */

    DPRINTF("ISD: "TARGET_FMT_plx"@"TARGET_FMT_plx

        " -> "TARGET_FMT_plx"@"TARGET_FMT_plx"\n",

        s->ISD_length, s->ISD_start, length, start);

    s->ISD_start = start;

    s->ISD_length = length;

    memory_region_add_subregion(get_system_memory(), s->ISD_start, &s->ISD_mem);

}

static void gt64120_pci_mapping(GT64120State *s)

{

    /* Update IO mapping */

    if ((s->regs[GT_PCI0IOLD] & 0x7f) <= s->regs[GT_PCI0IOHD])

    {

      /* Unmap old IO address */

      if (s->PCI0IO_length)

      {

          memory_region_del_subregion(get_system_memory(), &s->PCI0IO_mem);

          memory_region_destroy(&s->PCI0IO_mem);

      }

      /* Map new IO address */

      s->PCI0IO_start = s->regs[GT_PCI0IOLD] << 21;

      s->PCI0IO_length = ((s->regs[GT_PCI0IOHD] + 1) - (s->regs[GT_PCI0IOLD] & 0x7f)) << 21;

      isa_mem_base = s->PCI0IO_start;

      if (s->PCI0IO_length) {

          isa_mmio_setup(&s->PCI0IO_mem, s->PCI0IO_length);

          memory_region_add_subregion(get_system_memory(), s->PCI0IO_start,

                                      &s->PCI0IO_mem);

      }

    }

}

static void gt64120_writel (void *opaque, hwaddr addr,

                            uint64_t val, unsigned size)

{

    GT64120State *s = opaque;

    PCIHostState *phb = PCI_HOST_BRIDGE(s);

    uint32_t saddr;

    if (!(s->regs[GT_CPU] & 0x00001000))

        val = bswap32(val);

    saddr = (addr & 0xfff) >> 2;

    switch (saddr) {

    /* CPU Configuration */

    case GT_CPU:

        s->regs[GT_CPU] = val;

        break;

    case GT_MULTI:

        /* Read-only register as only one GT64xxx is present on the CPU bus */

        break;

    /* CPU Address Decode */

    case GT_PCI0IOLD:

        s->regs[GT_PCI0IOLD]    = val & 0x00007fff;

        s->regs[GT_PCI0IOREMAP] = val & 0x000007ff;

        gt64120_pci_mapping(s);

        break;

    case GT_PCI0M0LD:

        s->regs[GT_PCI0M0LD]    = val & 0x00007fff;

        s->regs[GT_PCI0M0REMAP] = val & 0x000007ff;

        break;

    case GT_PCI0M1LD:

        s->regs[GT_PCI0M1LD]    = val & 0x00007fff;

        s->regs[GT_PCI0M1REMAP] = val & 0x000007ff;

        break;

    case GT_PCI1IOLD:

        s->regs[GT_PCI1IOLD]    = val & 0x00007fff;

        s->regs[GT_PCI1IOREMAP] = val & 0x000007ff;

        break;

    case GT_PCI1M0LD:

        s->regs[GT_PCI1M0LD]    = val & 0x00007fff;

        s->regs[GT_PCI1M0REMAP] = val & 0x000007ff;

        break;

    case GT_PCI1M1LD:

        s->regs[GT_PCI1M1LD]    = val & 0x00007fff;

        s->regs[GT_PCI1M1REMAP] = val & 0x000007ff;

        break;

    case GT_PCI0IOHD:

        s->regs[saddr] = val & 0x0000007f;

        gt64120_pci_mapping(s);

        break;

    case GT_PCI0M0HD:

    case GT_PCI0M1HD:

    case GT_PCI1IOHD:

    case GT_PCI1M0HD:

    case GT_PCI1M1HD:

        s->regs[saddr] = val & 0x0000007f;

        break;

    case GT_ISD:

        s->regs[saddr] = val & 0x00007fff;

        gt64120_isd_mapping(s);

        break;

    case GT_PCI0IOREMAP:

    case GT_PCI0M0REMAP:

    case GT_PCI0M1REMAP:

    case GT_PCI1IOREMAP:

    case GT_PCI1M0REMAP:

    case GT_PCI1M1REMAP:

        s->regs[saddr] = val & 0x000007ff;

        break;

    /* CPU Error Report */

    case GT_CPUERR_ADDRLO:

    case GT_CPUERR_ADDRHI:

    case GT_CPUERR_DATALO:

    case GT_CPUERR_DATAHI:

    case GT_CPUERR_PARITY:

        /* Read-only registers, do nothing */

        break;

    /* CPU Sync Barrier */

    case GT_PCI0SYNC:

    case GT_PCI1SYNC:

        /* Read-only registers, do nothing */

        break;

    /* SDRAM and Device Address Decode */

    case GT_SCS0LD:

    case GT_SCS0HD:

    case GT_SCS1LD:

    case GT_SCS1HD:

    case GT_SCS2LD:

    case GT_SCS2HD:

    case GT_SCS3LD:

    case GT_SCS3HD:

    case GT_CS0LD:

    case GT_CS0HD:

    case GT_CS1LD:

    case GT_CS1HD:

    case GT_CS2LD:

    case GT_CS2HD:

    case GT_CS3LD:

    case GT_CS3HD:

    case GT_BOOTLD:

    case GT_BOOTHD:

    case GT_ADERR:

    /* SDRAM Configuration */

    case GT_SDRAM_CFG:

    case GT_SDRAM_OPMODE:

    case GT_SDRAM_BM:

    case GT_SDRAM_ADDRDECODE:

        /* Accept and ignore SDRAM interleave configuration */

        s->regs[saddr] = val;

        break;

    /* Device Parameters */

    case GT_DEV_B0:

    case GT_DEV_B1:

    case GT_DEV_B2:

    case GT_DEV_B3:

    case GT_DEV_BOOT:

        /* Not implemented */

        DPRINTF ("Unimplemented device register offset 0x%x\n", saddr << 2);

        break;

    /* ECC */

    case GT_ECC_ERRDATALO:

    case GT_ECC_ERRDATAHI:

    case GT_ECC_MEM:

    case GT_ECC_CALC:

    case GT_ECC_ERRADDR:

        /* Read-only registers, do nothing */

        break;

    /* DMA Record */

    case GT_DMA0_CNT:

    case GT_DMA1_CNT:

    case GT_DMA2_CNT:

    case GT_DMA3_CNT:

    case GT_DMA0_SA:

    case GT_DMA1_SA:

    case GT_DMA2_SA:

    case GT_DMA3_SA:

    case GT_DMA0_DA:

    case GT_DMA1_DA:

    case GT_DMA2_DA:

    case GT_DMA3_DA:

    case GT_DMA0_NEXT:

    case GT_DMA1_NEXT:

    case GT_DMA2_NEXT:

    case GT_DMA3_NEXT:

    case GT_DMA0_CUR:

    case GT_DMA1_CUR:

    case GT_DMA2_CUR:

    case GT_DMA3_CUR:

        /* Not implemented */

        DPRINTF ("Unimplemented DMA register offset 0x%x\n", saddr << 2);

        break;

    /* DMA Channel Control */

    case GT_DMA0_CTRL:

    case GT_DMA1_CTRL:

    case GT_DMA2_CTRL:

    case GT_DMA3_CTRL:

        /* Not implemented */

        DPRINTF ("Unimplemented DMA register offset 0x%x\n", saddr << 2);

        break;

    /* DMA Arbiter */

    case GT_DMA_ARB:

        /* Not implemented */

        DPRINTF ("Unimplemented DMA register offset 0x%x\n", saddr << 2);

        break;

    /* Timer/Counter */

    case GT_TC0:

    case GT_TC1:

    case GT_TC2:

    case GT_TC3:

    case GT_TC_CONTROL:

        /* Not implemented */

        DPRINTF ("Unimplemented timer register offset 0x%x\n", saddr << 2);

        break;

    /* PCI Internal */

    case GT_PCI0_CMD:

    case GT_PCI1_CMD:

        s->regs[saddr] = val & 0x0401fc0f;

        break;

    case GT_PCI0_TOR:

    case GT_PCI0_BS_SCS10:

    case GT_PCI0_BS_SCS32:

    case GT_PCI0_BS_CS20:

    case GT_PCI0_BS_CS3BT:

    case GT_PCI1_IACK:

    case GT_PCI0_IACK:

    case GT_PCI0_BARE:

    case GT_PCI0_PREFMBR:

    case GT_PCI0_SCS10_BAR:

    case GT_PCI0_SCS32_BAR:

    case GT_PCI0_CS20_BAR:

    case GT_PCI0_CS3BT_BAR:

    case GT_PCI0_SSCS10_BAR:

    case GT_PCI0_SSCS32_BAR:

    case GT_PCI0_SCS3BT_BAR:

    case GT_PCI1_TOR:

    case GT_PCI1_BS_SCS10:

    case GT_PCI1_BS_SCS32:

    case GT_PCI1_BS_CS20:

    case GT_PCI1_BS_CS3BT:

    case GT_PCI1_BARE:

    case GT_PCI1_PREFMBR:

    case GT_PCI1_SCS10_BAR:

    case GT_PCI1_SCS32_BAR:

    case GT_PCI1_CS20_BAR:

    case GT_PCI1_CS3BT_BAR:

    case GT_PCI1_SSCS10_BAR:

    case GT_PCI1_SSCS32_BAR:

    case GT_PCI1_SCS3BT_BAR:

    case GT_PCI1_CFGADDR:

    case GT_PCI1_CFGDATA:

        /* not implemented */

        break;

    case GT_PCI0_CFGADDR:

        phb->config_reg = val & 0x80fffffc;

        break;

    case GT_PCI0_CFGDATA:

        if (!(s->regs[GT_PCI0_CMD] & 1) && (phb->config_reg & 0x00fff800)) {

            val = bswap32(val);

        }

        if (phb->config_reg & (1u << 31)) {

            pci_data_write(phb->bus, phb->config_reg, val, 4);

        }

        break;

    /* Interrupts */

    case GT_INTRCAUSE:

        /* not really implemented */

        s->regs[saddr] = ~(~(s->regs[saddr]) | ~(val & 0xfffffffe));

        s->regs[saddr] |= !!(s->regs[saddr] & 0xfffffffe);

        DPRINTF("INTRCAUSE %" PRIx64 "\n", val);

        break;

    case GT_INTRMASK:

        s->regs[saddr] = val & 0x3c3ffffe;

        DPRINTF("INTRMASK %" PRIx64 "\n", val);

        break;

    case GT_PCI0_ICMASK:

        s->regs[saddr] = val & 0x03fffffe;

        DPRINTF("ICMASK %" PRIx64 "\n", val);

        break;

    case GT_PCI0_SERR0MASK:

        s->regs[saddr] = val & 0x0000003f;

        DPRINTF("SERR0MASK %" PRIx64 "\n", val);

        break;

    /* Reserved when only PCI_0 is configured. */

    case GT_HINTRCAUSE:

    case GT_CPU_INTSEL:

    case GT_PCI0_INTSEL:

    case GT_HINTRMASK:

    case GT_PCI0_HICMASK:

    case GT_PCI1_SERR1MASK:

        /* not implemented */

        break;

    /* SDRAM Parameters */

    case GT_SDRAM_B0:

    case GT_SDRAM_B1:

    case GT_SDRAM_B2:

    case GT_SDRAM_B3:

        /* We don't simulate electrical parameters of the SDRAM.

           Accept, but ignore the values. */

        s->regs[saddr] = val;

        break;

    default:

        DPRINTF ("Bad register offset 0x%x\n", (int)addr);

        break;

    }

}

static uint64_t gt64120_readl (void *opaque,

                               hwaddr addr, unsigned size)

{

    GT64120State *s = opaque;

    PCIHostState *phb = PCI_HOST_BRIDGE(s);

    uint32_t val;

    uint32_t saddr;

    saddr = (addr & 0xfff) >> 2;

    switch (saddr) {

    /* CPU Configuration */

    case GT_MULTI:

        /* Only one GT64xxx is present on the CPU bus, return

           the initial value */

        val = s->regs[saddr];

        break;

    /* CPU Error Report */

    case GT_CPUERR_ADDRLO:

    case GT_CPUERR_ADDRHI:

    case GT_CPUERR_DATALO:

    case GT_CPUERR_DATAHI:

    case GT_CPUERR_PARITY:

        /* Emulated memory has no error, always return the initial

           values */

        val = s->regs[saddr];

        break;

    /* CPU Sync Barrier */

    case GT_PCI0SYNC:

    case GT_PCI1SYNC:

        /* Reading those register should empty all FIFO on the PCI

           bus, which are not emulated. The return value should be

           a random value that should be ignored. */

        val = 0xc000ffee;

        break;

    /* ECC */

    case GT_ECC_ERRDATALO:

    case GT_ECC_ERRDATAHI:

    case GT_ECC_MEM:

    case GT_ECC_CALC:

    case GT_ECC_ERRADDR:

        /* Emulated memory has no error, always return the initial

           values */

        val = s->regs[saddr];

        break;

    case GT_CPU:

    case GT_SCS10LD:

    case GT_SCS10HD:

    case GT_SCS32LD:

    case GT_SCS32HD:

    case GT_CS20LD:

    case GT_CS20HD:

    case GT_CS3BOOTLD:

    case GT_CS3BOOTHD:

    case GT_SCS10AR:

    case GT_SCS32AR:

    case GT_CS20R:

    case GT_CS3BOOTR:

    case GT_PCI0IOLD:

    case GT_PCI0M0LD:

    case GT_PCI0M1LD:

    case GT_PCI1IOLD:

    case GT_PCI1M0LD:

    case GT_PCI1M1LD:

    case GT_PCI0IOHD:

    case GT_PCI0M0HD:

    case GT_PCI0M1HD:

    case GT_PCI1IOHD:

    case GT_PCI1M0HD:

    case GT_PCI1M1HD:

    case GT_PCI0IOREMAP:

    case GT_PCI0M0REMAP:

    case GT_PCI0M1REMAP:

    case GT_PCI1IOREMAP:

    case GT_PCI1M0REMAP:

    case GT_PCI1M1REMAP:

    case GT_ISD:

        val = s->regs[saddr];

        break;

    case GT_PCI0_IACK:

        /* Read the IRQ number */

        val = pic_read_irq(isa_pic);

        break;

    /* SDRAM and Device Address Decode */

    case GT_SCS0LD:

    case GT_SCS0HD:

    case GT_SCS1LD:

    case GT_SCS1HD:

    case GT_SCS2LD:

    case GT_SCS2HD:

    case GT_SCS3LD:

    case GT_SCS3HD:

    case GT_CS0LD:

    case GT_CS0HD:

    case GT_CS1LD:

    case GT_CS1HD:

    case GT_CS2LD:

    case GT_CS2HD:

    case GT_CS3LD:

    case GT_CS3HD:

    case GT_BOOTLD:

    case GT_BOOTHD:

    case GT_ADERR:

        val = s->regs[saddr];

        break;

    /* SDRAM Configuration */

    case GT_SDRAM_CFG:

    case GT_SDRAM_OPMODE:

    case GT_SDRAM_BM:

    case GT_SDRAM_ADDRDECODE:

        val = s->regs[saddr];

        break;

    /* SDRAM Parameters */

    case GT_SDRAM_B0:

    case GT_SDRAM_B1:

    case GT_SDRAM_B2:

    case GT_SDRAM_B3:

        /* We don't simulate electrical parameters of the SDRAM.

           Just return the last written value. */

        val = s->regs[saddr];

        break;

    /* Device Parameters */

    case GT_DEV_B0:

    case GT_DEV_B1:

    case GT_DEV_B2:

    case GT_DEV_B3:

    case GT_DEV_BOOT:

        val = s->regs[saddr];

        break;

    /* DMA Record */

    case GT_DMA0_CNT:

    case GT_DMA1_CNT:

    case GT_DMA2_CNT:

    case GT_DMA3_CNT:

    case GT_DMA0_SA:

    case GT_DMA1_SA:

    case GT_DMA2_SA:

    case GT_DMA3_SA:

    case GT_DMA0_DA:

    case GT_DMA1_DA:

    case GT_DMA2_DA:

    case GT_DMA3_DA:

    case GT_DMA0_NEXT:

    case GT_DMA1_NEXT:

    case GT_DMA2_NEXT:

    case GT_DMA3_NEXT:

    case GT_DMA0_CUR:

    case GT_DMA1_CUR:

    case GT_DMA2_CUR:

    case GT_DMA3_CUR:

        val = s->regs[saddr];

        break;

    /* DMA Channel Control */

    case GT_DMA0_CTRL:

    case GT_DMA1_CTRL:

    case GT_DMA2_CTRL:

    case GT_DMA3_CTRL:

        val = s->regs[saddr];

        break;

    /* DMA Arbiter */

    case GT_DMA_ARB:

        val = s->regs[saddr];

        break;

    /* Timer/Counter */

    case GT_TC0:

    case GT_TC1:

    case GT_TC2:

    case GT_TC3:

    case GT_TC_CONTROL:

        val = s->regs[saddr];

        break;

    /* PCI Internal */

    case GT_PCI0_CFGADDR:

        val = phb->config_reg;

        break;

    case GT_PCI0_CFGDATA:

        if (!(phb->config_reg & (1 << 31))) {

            val = 0xffffffff;

        } else {

            val = pci_data_read(phb->bus, phb->config_reg, 4);

        }

        if (!(s->regs[GT_PCI0_CMD] & 1) && (phb->config_reg & 0x00fff800)) {

            val = bswap32(val);

        }

        break;

    case GT_PCI0_CMD:

    case GT_PCI0_TOR:

    case GT_PCI0_BS_SCS10:

    case GT_PCI0_BS_SCS32:

    case GT_PCI0_BS_CS20:

    case GT_PCI0_BS_CS3BT:

    case GT_PCI1_IACK:

    case GT_PCI0_BARE:

    case GT_PCI0_PREFMBR:

    case GT_PCI0_SCS10_BAR:

    case GT_PCI0_SCS32_BAR:

    case GT_PCI0_CS20_BAR:

    case GT_PCI0_CS3BT_BAR:

    case GT_PCI0_SSCS10_BAR:

    case GT_PCI0_SSCS32_BAR:

    case GT_PCI0_SCS3BT_BAR:

    case GT_PCI1_CMD:

    case GT_PCI1_TOR:

    case GT_PCI1_BS_SCS10:

    case GT_PCI1_BS_SCS32:

    case GT_PCI1_BS_CS20:

    case GT_PCI1_BS_CS3BT:

    case GT_PCI1_BARE:

    case GT_PCI1_PREFMBR:

    case GT_PCI1_SCS10_BAR:

    case GT_PCI1_SCS32_BAR:

    case GT_PCI1_CS20_BAR:

    case GT_PCI1_CS3BT_BAR:

    case GT_PCI1_SSCS10_BAR:

    case GT_PCI1_SSCS32_BAR:

    case GT_PCI1_SCS3BT_BAR:

    case GT_PCI1_CFGADDR:

    case GT_PCI1_CFGDATA:

        val = s->regs[saddr];

        break;

    /* Interrupts */

    case GT_INTRCAUSE:

        val = s->regs[saddr];

        DPRINTF("INTRCAUSE %x\n", val);

        break;

    case GT_INTRMASK:

        val = s->regs[saddr];

        DPRINTF("INTRMASK %x\n", val);

        break;

    case GT_PCI0_ICMASK:

        val = s->regs[saddr];

        DPRINTF("ICMASK %x\n", val);

        break;

    case GT_PCI0_SERR0MASK:

        val = s->regs[saddr];

        DPRINTF("SERR0MASK %x\n", val);