root / target-ppc / helper.c @ dc5d0b3d
History | View | Annotate | Download (26.6 kB)
1 | 79aceca5 | bellard | /*
|
---|---|---|---|
2 | 79aceca5 | bellard | * PPC emulation helpers for qemu.
|
3 | 79aceca5 | bellard | *
|
4 | 79aceca5 | bellard | * Copyright (c) 2003 Jocelyn Mayer
|
5 | 79aceca5 | bellard | *
|
6 | 79aceca5 | bellard | * This library is free software; you can redistribute it and/or
|
7 | 79aceca5 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 79aceca5 | bellard | * License as published by the Free Software Foundation; either
|
9 | 79aceca5 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 79aceca5 | bellard | *
|
11 | 79aceca5 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 79aceca5 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 79aceca5 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 79aceca5 | bellard | * Lesser General Public License for more details.
|
15 | 79aceca5 | bellard | *
|
16 | 79aceca5 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 79aceca5 | bellard | * License along with this library; if not, write to the Free Software
|
18 | 79aceca5 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 79aceca5 | bellard | */
|
20 | 79aceca5 | bellard | #include "exec.h" |
21 | 9a64fbe4 | bellard | #if defined (USE_OPEN_FIRMWARE)
|
22 | a541f297 | bellard | #include <time.h> |
23 | 9a64fbe4 | bellard | #include "of.h" |
24 | 9a64fbe4 | bellard | #endif
|
25 | 9a64fbe4 | bellard | |
26 | 9a64fbe4 | bellard | //#define DEBUG_MMU
|
27 | 9a64fbe4 | bellard | //#define DEBUG_BATS
|
28 | 9a64fbe4 | bellard | //#define DEBUG_EXCEPTIONS
|
29 | 9a64fbe4 | bellard | |
30 | 9fddaa0c | bellard | extern FILE *stdout, *stderr;
|
31 | 9a64fbe4 | bellard | |
32 | 9a64fbe4 | bellard | /*****************************************************************************/
|
33 | 9a64fbe4 | bellard | /* PPC MMU emulation */
|
34 | a541f297 | bellard | int cpu_ppc_handle_mmu_fault (CPUState *env, uint32_t address, int rw, |
35 | a541f297 | bellard | int is_user, int is_softmmu); |
36 | a541f297 | bellard | |
37 | 9a64fbe4 | bellard | /* Perform BAT hit & translation */
|
38 | 9a64fbe4 | bellard | static int get_bat (CPUState *env, uint32_t *real, int *prot, |
39 | 9a64fbe4 | bellard | uint32_t virtual, int rw, int type) |
40 | 9a64fbe4 | bellard | { |
41 | 9a64fbe4 | bellard | uint32_t *BATlt, *BATut, *BATu, *BATl; |
42 | 9a64fbe4 | bellard | uint32_t base, BEPIl, BEPIu, bl; |
43 | 9a64fbe4 | bellard | int i;
|
44 | 9a64fbe4 | bellard | int ret = -1; |
45 | 9a64fbe4 | bellard | |
46 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
47 | 9a64fbe4 | bellard | if (loglevel > 0) { |
48 | 9a64fbe4 | bellard | fprintf(logfile, "%s: %cBAT v 0x%08x\n", __func__,
|
49 | 9a64fbe4 | bellard | type == ACCESS_CODE ? 'I' : 'D', virtual); |
50 | 9a64fbe4 | bellard | } |
51 | 9a64fbe4 | bellard | #endif
|
52 | 9a64fbe4 | bellard | switch (type) {
|
53 | 9a64fbe4 | bellard | case ACCESS_CODE:
|
54 | 9a64fbe4 | bellard | BATlt = env->IBAT[1];
|
55 | 9a64fbe4 | bellard | BATut = env->IBAT[0];
|
56 | 9a64fbe4 | bellard | break;
|
57 | 9a64fbe4 | bellard | default:
|
58 | 9a64fbe4 | bellard | BATlt = env->DBAT[1];
|
59 | 9a64fbe4 | bellard | BATut = env->DBAT[0];
|
60 | 9a64fbe4 | bellard | break;
|
61 | 9a64fbe4 | bellard | } |
62 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
63 | 9a64fbe4 | bellard | if (loglevel > 0) { |
64 | 9a64fbe4 | bellard | fprintf(logfile, "%s...: %cBAT v 0x%08x\n", __func__,
|
65 | 9a64fbe4 | bellard | type == ACCESS_CODE ? 'I' : 'D', virtual); |
66 | 9a64fbe4 | bellard | } |
67 | 9a64fbe4 | bellard | #endif
|
68 | 9a64fbe4 | bellard | base = virtual & 0xFFFC0000;
|
69 | 9a64fbe4 | bellard | for (i = 0; i < 4; i++) { |
70 | 9a64fbe4 | bellard | BATu = &BATut[i]; |
71 | 9a64fbe4 | bellard | BATl = &BATlt[i]; |
72 | 9a64fbe4 | bellard | BEPIu = *BATu & 0xF0000000;
|
73 | 9a64fbe4 | bellard | BEPIl = *BATu & 0x0FFE0000;
|
74 | 9a64fbe4 | bellard | bl = (*BATu & 0x00001FFC) << 15; |
75 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
76 | 9a64fbe4 | bellard | if (loglevel > 0) { |
77 | 9a64fbe4 | bellard | fprintf(logfile, "%s: %cBAT%d v 0x%08x BATu 0x%08x BATl 0x%08x\n",
|
78 | 9a64fbe4 | bellard | __func__, type == ACCESS_CODE ? 'I' : 'D', i, virtual, |
79 | 9a64fbe4 | bellard | *BATu, *BATl); |
80 | 9a64fbe4 | bellard | } |
81 | 9a64fbe4 | bellard | #endif
|
82 | 9a64fbe4 | bellard | if ((virtual & 0xF0000000) == BEPIu && |
83 | 9a64fbe4 | bellard | ((virtual & 0x0FFE0000) & ~bl) == BEPIl) {
|
84 | 9a64fbe4 | bellard | /* BAT matches */
|
85 | 9a64fbe4 | bellard | if ((msr_pr == 0 && (*BATu & 0x00000002)) || |
86 | 9a64fbe4 | bellard | (msr_pr == 1 && (*BATu & 0x00000001))) { |
87 | 9a64fbe4 | bellard | /* Get physical address */
|
88 | 9a64fbe4 | bellard | *real = (*BATl & 0xF0000000) |
|
89 | 9a64fbe4 | bellard | ((virtual & 0x0FFE0000 & bl) | (*BATl & 0x0FFE0000)) | |
90 | a541f297 | bellard | (virtual & 0x0001F000);
|
91 | 9a64fbe4 | bellard | if (*BATl & 0x00000001) |
92 | 5f21aef2 | bellard | *prot = PAGE_READ; |
93 | 9a64fbe4 | bellard | if (*BATl & 0x00000002) |
94 | 5f21aef2 | bellard | *prot = PAGE_WRITE | PAGE_READ; |
95 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
96 | 9a64fbe4 | bellard | if (loglevel > 0) { |
97 | 9a64fbe4 | bellard | fprintf(logfile, "BAT %d match: r 0x%08x prot=%c%c\n",
|
98 | 5f21aef2 | bellard | i, *real, *prot & PAGE_READ ? 'R' : '-', |
99 | 5f21aef2 | bellard | *prot & PAGE_WRITE ? 'W' : '-'); |
100 | 9a64fbe4 | bellard | } |
101 | 9a64fbe4 | bellard | #endif
|
102 | 9a64fbe4 | bellard | ret = 0;
|
103 | 9a64fbe4 | bellard | break;
|
104 | 9a64fbe4 | bellard | } |
105 | 9a64fbe4 | bellard | } |
106 | 9a64fbe4 | bellard | } |
107 | 9a64fbe4 | bellard | if (ret < 0) { |
108 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
109 | 9a64fbe4 | bellard | printf("no BAT match for 0x%08x:\n", virtual);
|
110 | 9a64fbe4 | bellard | for (i = 0; i < 4; i++) { |
111 | 9a64fbe4 | bellard | BATu = &BATut[i]; |
112 | 9a64fbe4 | bellard | BATl = &BATlt[i]; |
113 | 9a64fbe4 | bellard | BEPIu = *BATu & 0xF0000000;
|
114 | 9a64fbe4 | bellard | BEPIl = *BATu & 0x0FFE0000;
|
115 | 9a64fbe4 | bellard | bl = (*BATu & 0x00001FFC) << 15; |
116 | 9a64fbe4 | bellard | printf("%s: %cBAT%d v 0x%08x BATu 0x%08x BATl 0x%08x \n\t"
|
117 | 9a64fbe4 | bellard | "0x%08x 0x%08x 0x%08x\n",
|
118 | 9a64fbe4 | bellard | __func__, type == ACCESS_CODE ? 'I' : 'D', i, virtual, |
119 | 9a64fbe4 | bellard | *BATu, *BATl, BEPIu, BEPIl, bl); |
120 | 9a64fbe4 | bellard | } |
121 | 9a64fbe4 | bellard | #endif
|
122 | 9a64fbe4 | bellard | } |
123 | 9a64fbe4 | bellard | /* No hit */
|
124 | 9a64fbe4 | bellard | return ret;
|
125 | 9a64fbe4 | bellard | } |
126 | 9a64fbe4 | bellard | |
127 | 9a64fbe4 | bellard | /* PTE table lookup */
|
128 | 9a64fbe4 | bellard | static int find_pte (uint32_t *RPN, int *prot, uint32_t base, uint32_t va, |
129 | 9a64fbe4 | bellard | int h, int key, int rw) |
130 | 9a64fbe4 | bellard | { |
131 | a541f297 | bellard | uint32_t pte0, pte1, keep = 0, access = 0; |
132 | 9a64fbe4 | bellard | int i, good = -1, store = 0; |
133 | 9a64fbe4 | bellard | int ret = -1; /* No entry found */ |
134 | 9a64fbe4 | bellard | |
135 | 9a64fbe4 | bellard | for (i = 0; i < 8; i++) { |
136 | 046d6672 | bellard | pte0 = ldl_raw(phys_ram_base + base + (i * 8));
|
137 | 046d6672 | bellard | pte1 = ldl_raw(phys_ram_base + base + (i * 8) + 4); |
138 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
139 | a541f297 | bellard | if (loglevel > 0) { |
140 | a541f297 | bellard | fprintf(logfile, "Load pte from 0x%08x => 0x%08x 0x%08x "
|
141 | a541f297 | bellard | "%d %d %d 0x%08x\n", base + (i * 8), pte0, pte1, |
142 | a541f297 | bellard | pte0 >> 31, h, (pte0 >> 6) & 1, va); |
143 | a541f297 | bellard | } |
144 | 9a64fbe4 | bellard | #endif
|
145 | 9a64fbe4 | bellard | /* Check validity and table match */
|
146 | 9a64fbe4 | bellard | if (pte0 & 0x80000000 && (h == ((pte0 >> 6) & 1))) { |
147 | 9a64fbe4 | bellard | /* Check vsid & api */
|
148 | 9a64fbe4 | bellard | if ((pte0 & 0x7FFFFFBF) == va) { |
149 | 9a64fbe4 | bellard | if (good == -1) { |
150 | 9a64fbe4 | bellard | good = i; |
151 | 9a64fbe4 | bellard | keep = pte1; |
152 | 9a64fbe4 | bellard | } else {
|
153 | 9a64fbe4 | bellard | /* All matches should have equal RPN, WIMG & PP */
|
154 | 9a64fbe4 | bellard | if ((keep & 0xFFFFF07B) != (pte1 & 0xFFFFF07B)) { |
155 | a541f297 | bellard | if (loglevel > 0) |
156 | a541f297 | bellard | fprintf(logfile, "Bad RPN/WIMG/PP\n");
|
157 | 9a64fbe4 | bellard | return -1; |
158 | 9a64fbe4 | bellard | } |
159 | 9a64fbe4 | bellard | } |
160 | 9a64fbe4 | bellard | /* Check access rights */
|
161 | 9a64fbe4 | bellard | if (key == 0) { |
162 | 5f21aef2 | bellard | access = PAGE_READ; |
163 | 9a64fbe4 | bellard | if ((pte1 & 0x00000003) != 0x3) |
164 | 5f21aef2 | bellard | access |= PAGE_WRITE; |
165 | 9a64fbe4 | bellard | } else {
|
166 | 9a64fbe4 | bellard | switch (pte1 & 0x00000003) { |
167 | 9a64fbe4 | bellard | case 0x0: |
168 | a541f297 | bellard | access = 0;
|
169 | 9a64fbe4 | bellard | break;
|
170 | 9a64fbe4 | bellard | case 0x1: |
171 | 9a64fbe4 | bellard | case 0x3: |
172 | 5f21aef2 | bellard | access = PAGE_READ; |
173 | 9a64fbe4 | bellard | break;
|
174 | 9a64fbe4 | bellard | case 0x2: |
175 | 5f21aef2 | bellard | access = PAGE_READ | PAGE_WRITE; |
176 | 9a64fbe4 | bellard | break;
|
177 | 9a64fbe4 | bellard | } |
178 | 9a64fbe4 | bellard | } |
179 | a541f297 | bellard | if (ret < 0) { |
180 | 5f21aef2 | bellard | if ((rw == 0 && (access & PAGE_READ)) || |
181 | 5f21aef2 | bellard | (rw == 1 && (access & PAGE_WRITE))) {
|
182 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
183 | a541f297 | bellard | if (loglevel > 0) |
184 | a541f297 | bellard | fprintf(logfile, "PTE access granted !\n");
|
185 | 9a64fbe4 | bellard | #endif
|
186 | 9a64fbe4 | bellard | good = i; |
187 | 9a64fbe4 | bellard | keep = pte1; |
188 | 9a64fbe4 | bellard | ret = 0;
|
189 | a541f297 | bellard | } else {
|
190 | a541f297 | bellard | /* Access right violation */
|
191 | a541f297 | bellard | ret = -2;
|
192 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
193 | a541f297 | bellard | if (loglevel > 0) |
194 | a541f297 | bellard | fprintf(logfile, "PTE access rejected\n");
|
195 | 9a64fbe4 | bellard | #endif
|
196 | 9a64fbe4 | bellard | } |
197 | a541f297 | bellard | *prot = access; |
198 | a541f297 | bellard | } |
199 | 9a64fbe4 | bellard | } |
200 | 9a64fbe4 | bellard | } |
201 | 9a64fbe4 | bellard | } |
202 | 9a64fbe4 | bellard | if (good != -1) { |
203 | 9a64fbe4 | bellard | *RPN = keep & 0xFFFFF000;
|
204 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
205 | a541f297 | bellard | if (loglevel > 0) { |
206 | a541f297 | bellard | fprintf(logfile, "found PTE at addr 0x%08x prot=0x%01x ret=%d\n",
|
207 | 9a64fbe4 | bellard | *RPN, *prot, ret); |
208 | a541f297 | bellard | } |
209 | 9a64fbe4 | bellard | #endif
|
210 | 9a64fbe4 | bellard | /* Update page flags */
|
211 | 9a64fbe4 | bellard | if (!(keep & 0x00000100)) { |
212 | a541f297 | bellard | /* Access flag */
|
213 | 9a64fbe4 | bellard | keep |= 0x00000100;
|
214 | 9a64fbe4 | bellard | store = 1;
|
215 | 9a64fbe4 | bellard | } |
216 | 9a64fbe4 | bellard | if (!(keep & 0x00000080)) { |
217 | a541f297 | bellard | if (rw && ret == 0) { |
218 | a541f297 | bellard | /* Change flag */
|
219 | 9a64fbe4 | bellard | keep |= 0x00000080;
|
220 | 9a64fbe4 | bellard | store = 1;
|
221 | a541f297 | bellard | } else {
|
222 | a541f297 | bellard | /* Force page fault for first write access */
|
223 | 5f21aef2 | bellard | *prot &= ~PAGE_WRITE; |
224 | 9a64fbe4 | bellard | } |
225 | 9a64fbe4 | bellard | } |
226 | a541f297 | bellard | if (store) {
|
227 | 046d6672 | bellard | stl_raw(phys_ram_base + base + (good * 8) + 4, keep); |
228 | a541f297 | bellard | } |
229 | 9a64fbe4 | bellard | } |
230 | 9a64fbe4 | bellard | |
231 | 9a64fbe4 | bellard | return ret;
|
232 | 79aceca5 | bellard | } |
233 | 79aceca5 | bellard | |
234 | 9a64fbe4 | bellard | static inline uint32_t get_pgaddr (uint32_t sdr1, uint32_t hash, uint32_t mask) |
235 | 79aceca5 | bellard | { |
236 | 9a64fbe4 | bellard | return (sdr1 & 0xFFFF0000) | (hash & mask); |
237 | 79aceca5 | bellard | } |
238 | 79aceca5 | bellard | |
239 | 9a64fbe4 | bellard | /* Perform segment based translation */
|
240 | 9a64fbe4 | bellard | static int get_segment (CPUState *env, uint32_t *real, int *prot, |
241 | 9a64fbe4 | bellard | uint32_t virtual, int rw, int type) |
242 | 79aceca5 | bellard | { |
243 | 9a64fbe4 | bellard | uint32_t pg_addr, sdr, ptem, vsid, pgidx; |
244 | 9a64fbe4 | bellard | uint32_t hash, mask; |
245 | 9a64fbe4 | bellard | uint32_t sr; |
246 | 9a64fbe4 | bellard | int key;
|
247 | 9a64fbe4 | bellard | int ret = -1, ret2; |
248 | 79aceca5 | bellard | |
249 | 9a64fbe4 | bellard | sr = env->sr[virtual >> 28];
|
250 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
251 | a541f297 | bellard | if (loglevel > 0) { |
252 | a541f297 | bellard | fprintf(logfile, "Check segment v=0x%08x %d 0x%08x nip=0x%08x "
|
253 | a541f297 | bellard | "lr=0x%08x ir=%d dr=%d pr=%d %d t=%d\n",
|
254 | a541f297 | bellard | virtual, virtual >> 28, sr, env->nip,
|
255 | a541f297 | bellard | env->lr, msr_ir, msr_dr, msr_pr, rw, type); |
256 | a541f297 | bellard | } |
257 | 9a64fbe4 | bellard | #endif
|
258 | a541f297 | bellard | key = (((sr & 0x20000000) && msr_pr == 1) || |
259 | a541f297 | bellard | ((sr & 0x40000000) && msr_pr == 0)) ? 1 : 0; |
260 | 9a64fbe4 | bellard | if ((sr & 0x80000000) == 0) { |
261 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
262 | a541f297 | bellard | if (loglevel > 0) |
263 | a541f297 | bellard | fprintf(logfile, "pte segment: key=%d n=0x%08x\n",
|
264 | a541f297 | bellard | key, sr & 0x10000000);
|
265 | 9a64fbe4 | bellard | #endif
|
266 | 9a64fbe4 | bellard | /* Check if instruction fetch is allowed, if needed */
|
267 | 9a64fbe4 | bellard | if (type != ACCESS_CODE || (sr & 0x10000000) == 0) { |
268 | 9a64fbe4 | bellard | /* Page address translation */
|
269 | 9a64fbe4 | bellard | vsid = sr & 0x00FFFFFF;
|
270 | 9a64fbe4 | bellard | pgidx = (virtual >> 12) & 0xFFFF; |
271 | a541f297 | bellard | sdr = env->sdr1; |
272 | a541f297 | bellard | hash = ((vsid ^ pgidx) & 0x0007FFFF) << 6; |
273 | 9a64fbe4 | bellard | mask = ((sdr & 0x000001FF) << 16) | 0xFFC0; |
274 | 9a64fbe4 | bellard | pg_addr = get_pgaddr(sdr, hash, mask); |
275 | 9a64fbe4 | bellard | ptem = (vsid << 7) | (pgidx >> 10); |
276 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
277 | a541f297 | bellard | if (loglevel > 0) { |
278 | a541f297 | bellard | fprintf(logfile, "0 sdr1=0x%08x vsid=0x%06x api=0x%04x "
|
279 | a541f297 | bellard | "hash=0x%07x pg_addr=0x%08x\n", sdr, vsid, pgidx, hash,
|
280 | a541f297 | bellard | pg_addr); |
281 | a541f297 | bellard | } |
282 | 9a64fbe4 | bellard | #endif
|
283 | 9a64fbe4 | bellard | /* Primary table lookup */
|
284 | 9a64fbe4 | bellard | ret = find_pte(real, prot, pg_addr, ptem, 0, key, rw);
|
285 | 9a64fbe4 | bellard | if (ret < 0) { |
286 | 9a64fbe4 | bellard | /* Secondary table lookup */
|
287 | 9a64fbe4 | bellard | hash = (~hash) & 0x01FFFFC0;
|
288 | 9a64fbe4 | bellard | pg_addr = get_pgaddr(sdr, hash, mask); |
289 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
290 | a541f297 | bellard | if (virtual != 0xEFFFFFFF && loglevel > 0) { |
291 | a541f297 | bellard | fprintf(logfile, "1 sdr1=0x%08x vsid=0x%06x api=0x%04x "
|
292 | a541f297 | bellard | "hash=0x%05x pg_addr=0x%08x\n", sdr, vsid, pgidx,
|
293 | a541f297 | bellard | hash, pg_addr); |
294 | a541f297 | bellard | } |
295 | 9a64fbe4 | bellard | #endif
|
296 | 9a64fbe4 | bellard | ret2 = find_pte(real, prot, pg_addr, ptem, 1, key, rw);
|
297 | 9a64fbe4 | bellard | if (ret2 != -1) |
298 | 9a64fbe4 | bellard | ret = ret2; |
299 | 9a64fbe4 | bellard | } |
300 | 9a64fbe4 | bellard | } else {
|
301 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
302 | a541f297 | bellard | if (loglevel > 0) |
303 | a541f297 | bellard | fprintf(logfile, "No access allowed\n");
|
304 | 9a64fbe4 | bellard | #endif
|
305 | a541f297 | bellard | ret = -3;
|
306 | 9a64fbe4 | bellard | } |
307 | 9a64fbe4 | bellard | } else {
|
308 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
309 | a541f297 | bellard | if (loglevel > 0) |
310 | a541f297 | bellard | fprintf(logfile, "direct store...\n");
|
311 | 9a64fbe4 | bellard | #endif
|
312 | 9a64fbe4 | bellard | /* Direct-store segment : absolutely *BUGGY* for now */
|
313 | 9a64fbe4 | bellard | switch (type) {
|
314 | 9a64fbe4 | bellard | case ACCESS_INT:
|
315 | 9a64fbe4 | bellard | /* Integer load/store : only access allowed */
|
316 | 9a64fbe4 | bellard | break;
|
317 | 9a64fbe4 | bellard | case ACCESS_CODE:
|
318 | 9a64fbe4 | bellard | /* No code fetch is allowed in direct-store areas */
|
319 | 9a64fbe4 | bellard | return -4; |
320 | 9a64fbe4 | bellard | case ACCESS_FLOAT:
|
321 | 9a64fbe4 | bellard | /* Floating point load/store */
|
322 | 9a64fbe4 | bellard | return -4; |
323 | 9a64fbe4 | bellard | case ACCESS_RES:
|
324 | 9a64fbe4 | bellard | /* lwarx, ldarx or srwcx. */
|
325 | 9a64fbe4 | bellard | return -4; |
326 | 9a64fbe4 | bellard | case ACCESS_CACHE:
|
327 | 9a64fbe4 | bellard | /* dcba, dcbt, dcbtst, dcbf, dcbi, dcbst, dcbz, or icbi */
|
328 | 9a64fbe4 | bellard | /* Should make the instruction do no-op.
|
329 | 9a64fbe4 | bellard | * As it already do no-op, it's quite easy :-)
|
330 | 9a64fbe4 | bellard | */
|
331 | 9a64fbe4 | bellard | *real = virtual; |
332 | 9a64fbe4 | bellard | return 0; |
333 | 9a64fbe4 | bellard | case ACCESS_EXT:
|
334 | 9a64fbe4 | bellard | /* eciwx or ecowx */
|
335 | 9a64fbe4 | bellard | return -4; |
336 | 9a64fbe4 | bellard | default:
|
337 | 9a64fbe4 | bellard | if (logfile) {
|
338 | 9a64fbe4 | bellard | fprintf(logfile, "ERROR: instruction should not need "
|
339 | 9a64fbe4 | bellard | "address translation\n");
|
340 | 9a64fbe4 | bellard | } |
341 | 9a64fbe4 | bellard | printf("ERROR: instruction should not need "
|
342 | 9a64fbe4 | bellard | "address translation\n");
|
343 | 9a64fbe4 | bellard | return -4; |
344 | 9a64fbe4 | bellard | } |
345 | 9a64fbe4 | bellard | if ((rw == 1 || key != 1) && (rw == 0 || key != 0)) { |
346 | 9a64fbe4 | bellard | *real = virtual; |
347 | 9a64fbe4 | bellard | ret = 2;
|
348 | 9a64fbe4 | bellard | } else {
|
349 | 9a64fbe4 | bellard | ret = -2;
|
350 | 9a64fbe4 | bellard | } |
351 | 79aceca5 | bellard | } |
352 | 9a64fbe4 | bellard | |
353 | 9a64fbe4 | bellard | return ret;
|
354 | 79aceca5 | bellard | } |
355 | 79aceca5 | bellard | |
356 | 9a64fbe4 | bellard | int get_physical_address (CPUState *env, uint32_t *physical, int *prot, |
357 | 9a64fbe4 | bellard | uint32_t address, int rw, int access_type) |
358 | 9a64fbe4 | bellard | { |
359 | 9a64fbe4 | bellard | int ret;
|
360 | 514fb8c1 | bellard | #if 0
|
361 | 9a64fbe4 | bellard | if (loglevel > 0) {
|
362 | 9a64fbe4 | bellard | fprintf(logfile, "%s\n", __func__);
|
363 | 9a64fbe4 | bellard | }
|
364 | 514fb8c1 | bellard | #endif
|
365 | 4b3686fa | bellard | if ((access_type == ACCESS_CODE && msr_ir == 0) || |
366 | 4b3686fa | bellard | (access_type != ACCESS_CODE && msr_dr == 0)) {
|
367 | 9a64fbe4 | bellard | /* No address translation */
|
368 | a541f297 | bellard | *physical = address & ~0xFFF;
|
369 | 5f21aef2 | bellard | *prot = PAGE_READ | PAGE_WRITE; |
370 | 9a64fbe4 | bellard | ret = 0;
|
371 | 9a64fbe4 | bellard | } else {
|
372 | 9a64fbe4 | bellard | /* Try to find a BAT */
|
373 | 9a64fbe4 | bellard | ret = get_bat(env, physical, prot, address, rw, access_type); |
374 | 9a64fbe4 | bellard | if (ret < 0) { |
375 | 9a64fbe4 | bellard | /* We didn't match any BAT entry */
|
376 | 9a64fbe4 | bellard | ret = get_segment(env, physical, prot, address, rw, access_type); |
377 | 9a64fbe4 | bellard | } |
378 | 9a64fbe4 | bellard | } |
379 | 514fb8c1 | bellard | #if 0
|
380 | a541f297 | bellard | if (loglevel > 0) {
|
381 | a541f297 | bellard | fprintf(logfile, "%s address %08x => %08x\n",
|
382 | a541f297 | bellard | __func__, address, *physical);
|
383 | a541f297 | bellard | }
|
384 | 514fb8c1 | bellard | #endif
|
385 | 9a64fbe4 | bellard | return ret;
|
386 | 9a64fbe4 | bellard | } |
387 | 9a64fbe4 | bellard | |
388 | a6b025d3 | bellard | #if defined(CONFIG_USER_ONLY)
|
389 | a6b025d3 | bellard | target_ulong cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
390 | a6b025d3 | bellard | { |
391 | a6b025d3 | bellard | return addr;
|
392 | a6b025d3 | bellard | } |
393 | a6b025d3 | bellard | #else
|
394 | a6b025d3 | bellard | target_ulong cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
395 | a6b025d3 | bellard | { |
396 | a6b025d3 | bellard | uint32_t phys_addr; |
397 | a6b025d3 | bellard | int prot;
|
398 | a6b025d3 | bellard | |
399 | a6b025d3 | bellard | if (get_physical_address(env, &phys_addr, &prot, addr, 0, ACCESS_INT) != 0) |
400 | a6b025d3 | bellard | return -1; |
401 | a6b025d3 | bellard | return phys_addr;
|
402 | a6b025d3 | bellard | } |
403 | a6b025d3 | bellard | #endif
|
404 | 9a64fbe4 | bellard | |
405 | 9a64fbe4 | bellard | #if !defined(CONFIG_USER_ONLY)
|
406 | 9a64fbe4 | bellard | |
407 | 9a64fbe4 | bellard | #define MMUSUFFIX _mmu
|
408 | 9a64fbe4 | bellard | #define GETPC() (__builtin_return_address(0)) |
409 | 9a64fbe4 | bellard | |
410 | 9a64fbe4 | bellard | #define SHIFT 0 |
411 | 9a64fbe4 | bellard | #include "softmmu_template.h" |
412 | 9a64fbe4 | bellard | |
413 | 9a64fbe4 | bellard | #define SHIFT 1 |
414 | 9a64fbe4 | bellard | #include "softmmu_template.h" |
415 | 9a64fbe4 | bellard | |
416 | 9a64fbe4 | bellard | #define SHIFT 2 |
417 | 9a64fbe4 | bellard | #include "softmmu_template.h" |
418 | 9a64fbe4 | bellard | |
419 | 9a64fbe4 | bellard | #define SHIFT 3 |
420 | 9a64fbe4 | bellard | #include "softmmu_template.h" |
421 | 9a64fbe4 | bellard | |
422 | 9a64fbe4 | bellard | /* try to fill the TLB and return an exception if error. If retaddr is
|
423 | 9a64fbe4 | bellard | NULL, it means that the function was called in C code (i.e. not
|
424 | 9a64fbe4 | bellard | from generated code or from helper.c) */
|
425 | 9a64fbe4 | bellard | /* XXX: fix it to restore all registers */
|
426 | a541f297 | bellard | void tlb_fill(unsigned long addr, int is_write, int is_user, void *retaddr) |
427 | 9a64fbe4 | bellard | { |
428 | 9a64fbe4 | bellard | TranslationBlock *tb; |
429 | 9a64fbe4 | bellard | CPUState *saved_env; |
430 | a541f297 | bellard | unsigned long pc; |
431 | a541f297 | bellard | int ret;
|
432 | 9a64fbe4 | bellard | |
433 | 9a64fbe4 | bellard | /* XXX: hack to restore env in all cases, even if not called from
|
434 | 9a64fbe4 | bellard | generated code */
|
435 | 9a64fbe4 | bellard | saved_env = env; |
436 | 9a64fbe4 | bellard | env = cpu_single_env; |
437 | 9a64fbe4 | bellard | { |
438 | 9a64fbe4 | bellard | unsigned long tlb_addrr, tlb_addrw; |
439 | 9a64fbe4 | bellard | int index;
|
440 | 9a64fbe4 | bellard | index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
441 | 9a64fbe4 | bellard | tlb_addrr = env->tlb_read[is_user][index].address; |
442 | 9a64fbe4 | bellard | tlb_addrw = env->tlb_write[is_user][index].address; |
443 | 514fb8c1 | bellard | #if 0
|
444 | 4b3686fa | bellard | if (loglevel) {
|
445 | 4b3686fa | bellard | fprintf(logfile,
|
446 | 4b3686fa | bellard | "%s 1 %p %p idx=%d addr=0x%08lx tbl_addr=0x%08lx 0x%08lx "
|
447 | 9a64fbe4 | bellard | "(0x%08lx 0x%08lx)\n", __func__, env,
|
448 | 9a64fbe4 | bellard | &env->tlb_read[is_user][index], index, addr,
|
449 | 9a64fbe4 | bellard | tlb_addrr, tlb_addrw, addr & TARGET_PAGE_MASK,
|
450 | 9a64fbe4 | bellard | tlb_addrr & (TARGET_PAGE_MASK | TLB_INVALID_MASK));
|
451 | 4b3686fa | bellard | }
|
452 | 9a64fbe4 | bellard | #endif
|
453 | 9a64fbe4 | bellard | } |
454 | a541f297 | bellard | ret = cpu_ppc_handle_mmu_fault(env, addr, is_write, is_user, 1);
|
455 | 9a64fbe4 | bellard | if (ret) {
|
456 | 9a64fbe4 | bellard | if (retaddr) {
|
457 | 9a64fbe4 | bellard | /* now we have a real cpu fault */
|
458 | 9a64fbe4 | bellard | pc = (unsigned long)retaddr; |
459 | 9a64fbe4 | bellard | tb = tb_find_pc(pc); |
460 | 9a64fbe4 | bellard | if (tb) {
|
461 | 9a64fbe4 | bellard | /* the PC is inside the translated code. It means that we have
|
462 | 9a64fbe4 | bellard | a virtual CPU fault */
|
463 | b324e814 | bellard | cpu_restore_state(tb, env, pc, NULL);
|
464 | 9a64fbe4 | bellard | } |
465 | 9a64fbe4 | bellard | } |
466 | 9fddaa0c | bellard | do_raise_exception_err(env->exception_index, env->error_code); |
467 | 9a64fbe4 | bellard | } |
468 | 9a64fbe4 | bellard | { |
469 | 9a64fbe4 | bellard | unsigned long tlb_addrr, tlb_addrw; |
470 | 9a64fbe4 | bellard | int index;
|
471 | 9a64fbe4 | bellard | index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
472 | 9a64fbe4 | bellard | tlb_addrr = env->tlb_read[is_user][index].address; |
473 | 9a64fbe4 | bellard | tlb_addrw = env->tlb_write[is_user][index].address; |
474 | 9a64fbe4 | bellard | #if 0
|
475 | 9a64fbe4 | bellard | printf("%s 2 %p %p idx=%d addr=0x%08lx tbl_addr=0x%08lx 0x%08lx "
|
476 | 9a64fbe4 | bellard | "(0x%08lx 0x%08lx)\n", __func__, env,
|
477 | 9a64fbe4 | bellard | &env->tlb_read[is_user][index], index, addr,
|
478 | 9a64fbe4 | bellard | tlb_addrr, tlb_addrw, addr & TARGET_PAGE_MASK,
|
479 | 9a64fbe4 | bellard | tlb_addrr & (TARGET_PAGE_MASK | TLB_INVALID_MASK));
|
480 | 9a64fbe4 | bellard | #endif
|
481 | 9a64fbe4 | bellard | } |
482 | 9a64fbe4 | bellard | env = saved_env; |
483 | 9a64fbe4 | bellard | } |
484 | 9a64fbe4 | bellard | |
485 | a541f297 | bellard | void cpu_ppc_init_mmu(CPUState *env)
|
486 | 9a64fbe4 | bellard | { |
487 | 9a64fbe4 | bellard | /* Nothing to do: all translation are disabled */
|
488 | 9a64fbe4 | bellard | } |
489 | 9a64fbe4 | bellard | #endif
|
490 | 9a64fbe4 | bellard | |
491 | 9a64fbe4 | bellard | /* Perform address translation */
|
492 | 9a64fbe4 | bellard | int cpu_ppc_handle_mmu_fault (CPUState *env, uint32_t address, int rw, |
493 | a541f297 | bellard | int is_user, int is_softmmu) |
494 | 9a64fbe4 | bellard | { |
495 | 9a64fbe4 | bellard | uint32_t physical; |
496 | 9a64fbe4 | bellard | int prot;
|
497 | 9a64fbe4 | bellard | int exception = 0, error_code = 0; |
498 | a541f297 | bellard | int access_type;
|
499 | 9a64fbe4 | bellard | int ret = 0; |
500 | 9a64fbe4 | bellard | |
501 | 9a64fbe4 | bellard | // printf("%s 0\n", __func__);
|
502 | ac9eb073 | bellard | access_type = env->access_type; |
503 | 9a64fbe4 | bellard | if (env->user_mode_only) {
|
504 | 9a64fbe4 | bellard | /* user mode only emulation */
|
505 | 1ef59d0a | bellard | ret = -2;
|
506 | 9a64fbe4 | bellard | goto do_fault;
|
507 | 9a64fbe4 | bellard | } |
508 | a541f297 | bellard | /* NASTY BUG workaround */
|
509 | a541f297 | bellard | if (access_type == ACCESS_CODE && rw) {
|
510 | 1ef59d0a | bellard | printf("%s: ERROR WRITE CODE ACCESS\n", __func__);
|
511 | a541f297 | bellard | access_type = ACCESS_INT; |
512 | a541f297 | bellard | } |
513 | 9a64fbe4 | bellard | ret = get_physical_address(env, &physical, &prot, |
514 | 9a64fbe4 | bellard | address, rw, access_type); |
515 | 9a64fbe4 | bellard | if (ret == 0) { |
516 | a541f297 | bellard | ret = tlb_set_page(env, address & ~0xFFF, physical, prot,
|
517 | a541f297 | bellard | is_user, is_softmmu); |
518 | 9a64fbe4 | bellard | } else if (ret < 0) { |
519 | 9a64fbe4 | bellard | do_fault:
|
520 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
521 | a541f297 | bellard | if (loglevel > 0) |
522 | a541f297 | bellard | cpu_ppc_dump_state(env, logfile, 0);
|
523 | 9a64fbe4 | bellard | #endif
|
524 | 9a64fbe4 | bellard | if (access_type == ACCESS_CODE) {
|
525 | 9a64fbe4 | bellard | exception = EXCP_ISI; |
526 | 9a64fbe4 | bellard | switch (ret) {
|
527 | 9a64fbe4 | bellard | case -1: |
528 | 9a64fbe4 | bellard | /* No matches in page tables */
|
529 | 9a64fbe4 | bellard | error_code = EXCP_ISI_TRANSLATE; |
530 | 9a64fbe4 | bellard | break;
|
531 | 9a64fbe4 | bellard | case -2: |
532 | 9a64fbe4 | bellard | /* Access rights violation */
|
533 | 9a64fbe4 | bellard | error_code = EXCP_ISI_PROT; |
534 | 9a64fbe4 | bellard | break;
|
535 | 9a64fbe4 | bellard | case -3: |
536 | a541f297 | bellard | /* No execute protection violation */
|
537 | 9a64fbe4 | bellard | error_code = EXCP_ISI_NOEXEC; |
538 | 9a64fbe4 | bellard | break;
|
539 | 9a64fbe4 | bellard | case -4: |
540 | 9a64fbe4 | bellard | /* Direct store exception */
|
541 | 9a64fbe4 | bellard | /* No code fetch is allowed in direct-store areas */
|
542 | a541f297 | bellard | error_code = EXCP_ISI_DIRECT; |
543 | 9a64fbe4 | bellard | break;
|
544 | 9a64fbe4 | bellard | } |
545 | 9a64fbe4 | bellard | } else {
|
546 | 9a64fbe4 | bellard | exception = EXCP_DSI; |
547 | 9a64fbe4 | bellard | switch (ret) {
|
548 | 9a64fbe4 | bellard | case -1: |
549 | 9a64fbe4 | bellard | /* No matches in page tables */
|
550 | 9a64fbe4 | bellard | error_code = EXCP_DSI_TRANSLATE; |
551 | 9a64fbe4 | bellard | break;
|
552 | 9a64fbe4 | bellard | case -2: |
553 | 9a64fbe4 | bellard | /* Access rights violation */
|
554 | 9a64fbe4 | bellard | error_code = EXCP_DSI_PROT; |
555 | 9a64fbe4 | bellard | break;
|
556 | 9a64fbe4 | bellard | case -4: |
557 | 9a64fbe4 | bellard | /* Direct store exception */
|
558 | 9a64fbe4 | bellard | switch (access_type) {
|
559 | 9a64fbe4 | bellard | case ACCESS_FLOAT:
|
560 | 9a64fbe4 | bellard | /* Floating point load/store */
|
561 | 9a64fbe4 | bellard | exception = EXCP_ALIGN; |
562 | 9a64fbe4 | bellard | error_code = EXCP_ALIGN_FP; |
563 | 9a64fbe4 | bellard | break;
|
564 | 9a64fbe4 | bellard | case ACCESS_RES:
|
565 | 9a64fbe4 | bellard | /* lwarx, ldarx or srwcx. */
|
566 | 9a64fbe4 | bellard | exception = EXCP_DSI; |
567 | 9a64fbe4 | bellard | error_code = EXCP_DSI_NOTSUP | EXCP_DSI_DIRECT; |
568 | 9a64fbe4 | bellard | break;
|
569 | 9a64fbe4 | bellard | case ACCESS_EXT:
|
570 | 9a64fbe4 | bellard | /* eciwx or ecowx */
|
571 | 9a64fbe4 | bellard | exception = EXCP_DSI; |
572 | a541f297 | bellard | error_code = EXCP_DSI_NOTSUP | EXCP_DSI_DIRECT | |
573 | a541f297 | bellard | EXCP_DSI_ECXW; |
574 | 9a64fbe4 | bellard | break;
|
575 | 9a64fbe4 | bellard | default:
|
576 | a541f297 | bellard | printf("DSI: invalid exception (%d)\n", ret);
|
577 | 9a64fbe4 | bellard | exception = EXCP_PROGRAM; |
578 | 9a64fbe4 | bellard | error_code = EXCP_INVAL | EXCP_INVAL_INVAL; |
579 | 9a64fbe4 | bellard | break;
|
580 | 9a64fbe4 | bellard | } |
581 | 9a64fbe4 | bellard | } |
582 | 9a64fbe4 | bellard | if (rw)
|
583 | 9a64fbe4 | bellard | error_code |= EXCP_DSI_STORE; |
584 | a541f297 | bellard | /* Store fault address */
|
585 | a541f297 | bellard | env->spr[DAR] = address; |
586 | 9a64fbe4 | bellard | } |
587 | 9a64fbe4 | bellard | #if 0
|
588 | 9a64fbe4 | bellard | printf("%s: set exception to %d %02x\n",
|
589 | 9a64fbe4 | bellard | __func__, exception, error_code);
|
590 | 9a64fbe4 | bellard | #endif
|
591 | 9a64fbe4 | bellard | env->exception_index = exception; |
592 | 9a64fbe4 | bellard | env->error_code = error_code; |
593 | 9a64fbe4 | bellard | ret = 1;
|
594 | 9a64fbe4 | bellard | } |
595 | 9a64fbe4 | bellard | |
596 | 9a64fbe4 | bellard | return ret;
|
597 | 9a64fbe4 | bellard | } |
598 | 9a64fbe4 | bellard | |
599 | a541f297 | bellard | uint32_t _load_xer (CPUState *env) |
600 | 79aceca5 | bellard | { |
601 | 79aceca5 | bellard | return (xer_so << XER_SO) |
|
602 | 79aceca5 | bellard | (xer_ov << XER_OV) | |
603 | 79aceca5 | bellard | (xer_ca << XER_CA) | |
604 | 79aceca5 | bellard | (xer_bc << XER_BC); |
605 | 79aceca5 | bellard | } |
606 | 79aceca5 | bellard | |
607 | a541f297 | bellard | void _store_xer (CPUState *env, uint32_t value)
|
608 | 79aceca5 | bellard | { |
609 | 79aceca5 | bellard | xer_so = (value >> XER_SO) & 0x01;
|
610 | 79aceca5 | bellard | xer_ov = (value >> XER_OV) & 0x01;
|
611 | 79aceca5 | bellard | xer_ca = (value >> XER_CA) & 0x01;
|
612 | 79aceca5 | bellard | xer_bc = (value >> XER_BC) & 0x1f;
|
613 | 79aceca5 | bellard | } |
614 | 79aceca5 | bellard | |
615 | a541f297 | bellard | uint32_t _load_msr (CPUState *env) |
616 | 79aceca5 | bellard | { |
617 | 79aceca5 | bellard | return (msr_pow << MSR_POW) |
|
618 | 79aceca5 | bellard | (msr_ile << MSR_ILE) | |
619 | 79aceca5 | bellard | (msr_ee << MSR_EE) | |
620 | 79aceca5 | bellard | (msr_pr << MSR_PR) | |
621 | 79aceca5 | bellard | (msr_fp << MSR_FP) | |
622 | 79aceca5 | bellard | (msr_me << MSR_ME) | |
623 | 79aceca5 | bellard | (msr_fe0 << MSR_FE0) | |
624 | 79aceca5 | bellard | (msr_se << MSR_SE) | |
625 | 79aceca5 | bellard | (msr_be << MSR_BE) | |
626 | 79aceca5 | bellard | (msr_fe1 << MSR_FE1) | |
627 | 79aceca5 | bellard | (msr_ip << MSR_IP) | |
628 | 79aceca5 | bellard | (msr_ir << MSR_IR) | |
629 | 79aceca5 | bellard | (msr_dr << MSR_DR) | |
630 | 79aceca5 | bellard | (msr_ri << MSR_RI) | |
631 | 79aceca5 | bellard | (msr_le << MSR_LE); |
632 | 79aceca5 | bellard | } |
633 | 79aceca5 | bellard | |
634 | a541f297 | bellard | void _store_msr (CPUState *env, uint32_t value)
|
635 | 79aceca5 | bellard | { |
636 | 4b3686fa | bellard | #if 0 // TRY
|
637 | 1ef59d0a | bellard | if (((value >> MSR_IR) & 0x01) != msr_ir ||
|
638 | 4b3686fa | bellard | ((value >> MSR_DR) & 0x01) != msr_dr)
|
639 | 4b3686fa | bellard | {
|
640 | a541f297 | bellard | /* Flush all tlb when changing translation mode or privilege level */
|
641 | 1ef59d0a | bellard | tlb_flush(env, 1);
|
642 | a541f297 | bellard | }
|
643 | 4b3686fa | bellard | #endif
|
644 | 9a64fbe4 | bellard | msr_pow = (value >> MSR_POW) & 0x03;
|
645 | 9a64fbe4 | bellard | msr_ile = (value >> MSR_ILE) & 0x01;
|
646 | 9a64fbe4 | bellard | msr_ee = (value >> MSR_EE) & 0x01;
|
647 | 9a64fbe4 | bellard | msr_pr = (value >> MSR_PR) & 0x01;
|
648 | 9a64fbe4 | bellard | msr_fp = (value >> MSR_FP) & 0x01;
|
649 | 9a64fbe4 | bellard | msr_me = (value >> MSR_ME) & 0x01;
|
650 | 9a64fbe4 | bellard | msr_fe0 = (value >> MSR_FE0) & 0x01;
|
651 | 9a64fbe4 | bellard | msr_se = (value >> MSR_SE) & 0x01;
|
652 | 9a64fbe4 | bellard | msr_be = (value >> MSR_BE) & 0x01;
|
653 | 9a64fbe4 | bellard | msr_fe1 = (value >> MSR_FE1) & 0x01;
|
654 | 9a64fbe4 | bellard | msr_ip = (value >> MSR_IP) & 0x01;
|
655 | 9a64fbe4 | bellard | msr_ir = (value >> MSR_IR) & 0x01;
|
656 | 9a64fbe4 | bellard | msr_dr = (value >> MSR_DR) & 0x01;
|
657 | 9a64fbe4 | bellard | msr_ri = (value >> MSR_RI) & 0x01;
|
658 | 9a64fbe4 | bellard | msr_le = (value >> MSR_LE) & 0x01;
|
659 | 79aceca5 | bellard | } |
660 | 79aceca5 | bellard | |
661 | 9a64fbe4 | bellard | void do_interrupt (CPUState *env)
|
662 | 79aceca5 | bellard | { |
663 | 9a64fbe4 | bellard | #if defined (CONFIG_USER_ONLY)
|
664 | 9a64fbe4 | bellard | env->exception_index |= 0x100;
|
665 | 9a64fbe4 | bellard | #else
|
666 | 9a64fbe4 | bellard | uint32_t msr; |
667 | 9a64fbe4 | bellard | int excp = env->exception_index;
|
668 | 79aceca5 | bellard | |
669 | a541f297 | bellard | msr = _load_msr(env); |
670 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
671 | a541f297 | bellard | if ((excp == EXCP_PROGRAM || excp == EXCP_DSI) && msr_pr == 1) |
672 | 9a64fbe4 | bellard | { |
673 | 9a64fbe4 | bellard | if (loglevel > 0) { |
674 | 9a64fbe4 | bellard | fprintf(logfile, "Raise exception at 0x%08x => 0x%08x (%02x)\n",
|
675 | 9a64fbe4 | bellard | env->nip, excp << 8, env->error_code);
|
676 | 79aceca5 | bellard | } |
677 | a541f297 | bellard | if (loglevel > 0) |
678 | a541f297 | bellard | cpu_ppc_dump_state(env, logfile, 0);
|
679 | 79aceca5 | bellard | } |
680 | 9a64fbe4 | bellard | #endif
|
681 | 9a64fbe4 | bellard | /* Generate informations in save/restore registers */
|
682 | 9a64fbe4 | bellard | switch (excp) {
|
683 | 9a64fbe4 | bellard | case EXCP_OFCALL:
|
684 | 9a64fbe4 | bellard | #if defined (USE_OPEN_FIRMWARE)
|
685 | 9a64fbe4 | bellard | env->gpr[3] = OF_client_entry((void *)env->gpr[3]); |
686 | 9a64fbe4 | bellard | #endif
|
687 | 9a64fbe4 | bellard | return;
|
688 | 9a64fbe4 | bellard | case EXCP_RTASCALL:
|
689 | 9a64fbe4 | bellard | #if defined (USE_OPEN_FIRMWARE)
|
690 | 9a64fbe4 | bellard | printf("RTAS call !\n");
|
691 | 9a64fbe4 | bellard | env->gpr[3] = RTAS_entry((void *)env->gpr[3]); |
692 | 9a64fbe4 | bellard | printf("RTAS call done\n");
|
693 | 9a64fbe4 | bellard | #endif
|
694 | 9a64fbe4 | bellard | return;
|
695 | 9a64fbe4 | bellard | case EXCP_NONE:
|
696 | 9a64fbe4 | bellard | /* Do nothing */
|
697 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
698 | 9a64fbe4 | bellard | printf("%s: escape EXCP_NONE\n", __func__);
|
699 | 9a64fbe4 | bellard | #endif
|
700 | 9a64fbe4 | bellard | return;
|
701 | 9a64fbe4 | bellard | case EXCP_RESET:
|
702 | 9a64fbe4 | bellard | if (msr_ip)
|
703 | 9a64fbe4 | bellard | excp += 0xFFC00;
|
704 | 9a64fbe4 | bellard | goto store_next;
|
705 | 9a64fbe4 | bellard | case EXCP_MACHINE_CHECK:
|
706 | 9a64fbe4 | bellard | if (msr_me == 0) { |
707 | 4b3686fa | bellard | cpu_abort(env, "Machine check exception while not allowed\n");
|
708 | 79aceca5 | bellard | } |
709 | 9a64fbe4 | bellard | msr_me = 0;
|
710 | 9a64fbe4 | bellard | break;
|
711 | 9a64fbe4 | bellard | case EXCP_DSI:
|
712 | 9a64fbe4 | bellard | /* Store exception cause */
|
713 | 9a64fbe4 | bellard | /* data location address has been stored
|
714 | 9a64fbe4 | bellard | * when the fault has been detected
|
715 | 9a64fbe4 | bellard | */
|
716 | a541f297 | bellard | msr &= ~0xFFFF0000;
|
717 | a541f297 | bellard | env->spr[DSISR] = 0;
|
718 | a541f297 | bellard | if (env->error_code & EXCP_DSI_TRANSLATE)
|
719 | a541f297 | bellard | env->spr[DSISR] |= 0x40000000;
|
720 | a541f297 | bellard | else if (env->error_code & EXCP_DSI_PROT) |
721 | a541f297 | bellard | env->spr[DSISR] |= 0x08000000;
|
722 | a541f297 | bellard | else if (env->error_code & EXCP_DSI_NOTSUP) { |
723 | a541f297 | bellard | env->spr[DSISR] |= 0x80000000;
|
724 | a541f297 | bellard | if (env->error_code & EXCP_DSI_DIRECT)
|
725 | a541f297 | bellard | env->spr[DSISR] |= 0x04000000;
|
726 | a541f297 | bellard | } |
727 | a541f297 | bellard | if (env->error_code & EXCP_DSI_STORE)
|
728 | a541f297 | bellard | env->spr[DSISR] |= 0x02000000;
|
729 | a541f297 | bellard | if ((env->error_code & 0xF) == EXCP_DSI_DABR) |
730 | a541f297 | bellard | env->spr[DSISR] |= 0x00400000;
|
731 | a541f297 | bellard | if (env->error_code & EXCP_DSI_ECXW)
|
732 | a541f297 | bellard | env->spr[DSISR] |= 0x00100000;
|
733 | a541f297 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
734 | a541f297 | bellard | if (loglevel) {
|
735 | a541f297 | bellard | fprintf(logfile, "DSI exception: DSISR=0x%08x, DAR=0x%08x\n",
|
736 | a541f297 | bellard | env->spr[DSISR], env->spr[DAR]); |
737 | a541f297 | bellard | } else {
|
738 | a541f297 | bellard | printf("DSI exception: DSISR=0x%08x, DAR=0x%08x nip=0x%08x\n",
|
739 | a541f297 | bellard | env->spr[DSISR], env->spr[DAR], env->nip); |
740 | a541f297 | bellard | } |
741 | a541f297 | bellard | #endif
|
742 | a541f297 | bellard | goto store_next;
|
743 | 9a64fbe4 | bellard | case EXCP_ISI:
|
744 | 9a64fbe4 | bellard | /* Store exception cause */
|
745 | a541f297 | bellard | msr &= ~0xFFFF0000;
|
746 | 9a64fbe4 | bellard | if (env->error_code == EXCP_ISI_TRANSLATE)
|
747 | 9a64fbe4 | bellard | msr |= 0x40000000;
|
748 | 9a64fbe4 | bellard | else if (env->error_code == EXCP_ISI_NOEXEC || |
749 | a541f297 | bellard | env->error_code == EXCP_ISI_GUARD || |
750 | a541f297 | bellard | env->error_code == EXCP_ISI_DIRECT) |
751 | 9a64fbe4 | bellard | msr |= 0x10000000;
|
752 | 9a64fbe4 | bellard | else
|
753 | 9a64fbe4 | bellard | msr |= 0x08000000;
|
754 | a541f297 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
755 | a541f297 | bellard | if (loglevel) {
|
756 | a541f297 | bellard | fprintf(logfile, "ISI exception: msr=0x%08x, nip=0x%08x\n",
|
757 | a541f297 | bellard | msr, env->nip); |
758 | a541f297 | bellard | } else {
|
759 | a541f297 | bellard | printf("ISI exception: msr=0x%08x, nip=0x%08x tbl:0x%08x\n",
|
760 | a541f297 | bellard | msr, env->nip, env->spr[V_TBL]); |
761 | a541f297 | bellard | } |
762 | a541f297 | bellard | #endif
|
763 | 9a64fbe4 | bellard | goto store_next;
|
764 | 9a64fbe4 | bellard | case EXCP_EXTERNAL:
|
765 | 9a64fbe4 | bellard | if (msr_ee == 0) { |
766 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
767 | 9a64fbe4 | bellard | if (loglevel > 0) { |
768 | 9a64fbe4 | bellard | fprintf(logfile, "Skipping hardware interrupt\n");
|
769 | 79aceca5 | bellard | } |
770 | 9a64fbe4 | bellard | #endif
|
771 | a541f297 | bellard | /* Requeue it */
|
772 | 9fddaa0c | bellard | do_raise_exception(EXCP_EXTERNAL); |
773 | 9a64fbe4 | bellard | return;
|
774 | 79aceca5 | bellard | } |
775 | 9a64fbe4 | bellard | goto store_next;
|
776 | 9a64fbe4 | bellard | case EXCP_ALIGN:
|
777 | 9a64fbe4 | bellard | /* Store exception cause */
|
778 | 9a64fbe4 | bellard | /* Get rS/rD and rA from faulting opcode */
|
779 | 9a64fbe4 | bellard | env->spr[DSISR] |= |
780 | 9a64fbe4 | bellard | (ldl_code((void *)(env->nip - 4)) & 0x03FF0000) >> 16; |
781 | 9a64fbe4 | bellard | /* data location address has been stored
|
782 | 9a64fbe4 | bellard | * when the fault has been detected
|
783 | 9a64fbe4 | bellard | */
|
784 | 9a64fbe4 | bellard | goto store_current;
|
785 | 9a64fbe4 | bellard | case EXCP_PROGRAM:
|
786 | 9a64fbe4 | bellard | msr &= ~0xFFFF0000;
|
787 | 9a64fbe4 | bellard | switch (env->error_code & ~0xF) { |
788 | 9a64fbe4 | bellard | case EXCP_FP:
|
789 | 9a64fbe4 | bellard | if (msr_fe0 == 0 && msr_fe1 == 0) { |
790 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
791 | 9a64fbe4 | bellard | printf("Ignore floating point exception\n");
|
792 | 9a64fbe4 | bellard | #endif
|
793 | 9a64fbe4 | bellard | return;
|
794 | 79aceca5 | bellard | } |
795 | 9a64fbe4 | bellard | msr |= 0x00100000;
|
796 | 9a64fbe4 | bellard | /* Set FX */
|
797 | 9a64fbe4 | bellard | env->fpscr[7] |= 0x8; |
798 | 9a64fbe4 | bellard | /* Finally, update FEX */
|
799 | 9a64fbe4 | bellard | if ((((env->fpscr[7] & 0x3) << 3) | (env->fpscr[6] >> 1)) & |
800 | 9a64fbe4 | bellard | ((env->fpscr[1] << 1) | (env->fpscr[0] >> 3))) |
801 | 9a64fbe4 | bellard | env->fpscr[7] |= 0x4; |
802 | 9a64fbe4 | bellard | break;
|
803 | 9a64fbe4 | bellard | case EXCP_INVAL:
|
804 | 4b3686fa | bellard | // printf("Invalid instruction at 0x%08x\n", env->nip);
|
805 | 9a64fbe4 | bellard | msr |= 0x00080000;
|
806 | 9a64fbe4 | bellard | break;
|
807 | 9a64fbe4 | bellard | case EXCP_PRIV:
|
808 | 9a64fbe4 | bellard | msr |= 0x00040000;
|
809 | 9a64fbe4 | bellard | break;
|
810 | 9a64fbe4 | bellard | case EXCP_TRAP:
|
811 | 9a64fbe4 | bellard | msr |= 0x00020000;
|
812 | 9a64fbe4 | bellard | break;
|
813 | 9a64fbe4 | bellard | default:
|
814 | 9a64fbe4 | bellard | /* Should never occur */
|
815 | 9a64fbe4 | bellard | break;
|
816 | 79aceca5 | bellard | } |
817 | 9a64fbe4 | bellard | msr |= 0x00010000;
|
818 | 9a64fbe4 | bellard | goto store_current;
|
819 | 9a64fbe4 | bellard | case EXCP_NO_FP:
|
820 | 9a64fbe4 | bellard | goto store_current;
|
821 | 9a64fbe4 | bellard | case EXCP_DECR:
|
822 | 9a64fbe4 | bellard | if (msr_ee == 0) { |
823 | 9a64fbe4 | bellard | /* Requeue it */
|
824 | 9fddaa0c | bellard | do_raise_exception(EXCP_DECR); |
825 | 9a64fbe4 | bellard | return;
|
826 | 9a64fbe4 | bellard | } |
827 | 9a64fbe4 | bellard | goto store_next;
|
828 | 9a64fbe4 | bellard | case EXCP_SYSCALL:
|
829 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
830 | a541f297 | bellard | if (msr_pr) {
|
831 | a541f297 | bellard | if (loglevel) {
|
832 | a541f297 | bellard | fprintf(logfile, "syscall %d 0x%08x 0x%08x 0x%08x 0x%08x\n",
|
833 | a541f297 | bellard | env->gpr[0], env->gpr[3], env->gpr[4], |
834 | a541f297 | bellard | env->gpr[5], env->gpr[6]); |
835 | a541f297 | bellard | } else {
|
836 | a541f297 | bellard | printf("syscall %d from 0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
|
837 | a541f297 | bellard | env->gpr[0], env->nip, env->gpr[3], env->gpr[4], |
838 | a541f297 | bellard | env->gpr[5], env->gpr[6]); |
839 | a541f297 | bellard | } |
840 | a541f297 | bellard | } |
841 | 9a64fbe4 | bellard | #endif
|
842 | 9a64fbe4 | bellard | goto store_next;
|
843 | 9a64fbe4 | bellard | case EXCP_TRACE:
|
844 | 9a64fbe4 | bellard | goto store_next;
|
845 | 9a64fbe4 | bellard | case EXCP_FP_ASSIST:
|
846 | 9a64fbe4 | bellard | goto store_next;
|
847 | 9a64fbe4 | bellard | case EXCP_MTMSR:
|
848 | 9a64fbe4 | bellard | /* Nothing to do */
|
849 | 9a64fbe4 | bellard | return;
|
850 | 9a64fbe4 | bellard | case EXCP_BRANCH:
|
851 | 9a64fbe4 | bellard | /* Nothing to do */
|
852 | 9a64fbe4 | bellard | return;
|
853 | 9a64fbe4 | bellard | case EXCP_RFI:
|
854 | 9a64fbe4 | bellard | /* Restore user-mode state */
|
855 | a541f297 | bellard | tb_flush(env); |
856 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
857 | a541f297 | bellard | if (msr_pr == 1) |
858 | a541f297 | bellard | printf("Return from exception => 0x%08x\n", (uint32_t)env->nip);
|
859 | 9a64fbe4 | bellard | #endif
|
860 | 9a64fbe4 | bellard | return;
|
861 | 9a64fbe4 | bellard | store_current:
|
862 | 9a64fbe4 | bellard | /* SRR0 is set to current instruction */
|
863 | 9a64fbe4 | bellard | env->spr[SRR0] = (uint32_t)env->nip - 4;
|
864 | 9a64fbe4 | bellard | break;
|
865 | 9a64fbe4 | bellard | store_next:
|
866 | 9a64fbe4 | bellard | /* SRR0 is set to next instruction */
|
867 | 9a64fbe4 | bellard | env->spr[SRR0] = (uint32_t)env->nip; |
868 | 9a64fbe4 | bellard | break;
|
869 | 9a64fbe4 | bellard | } |
870 | 9a64fbe4 | bellard | env->spr[SRR1] = msr; |
871 | 9a64fbe4 | bellard | /* reload MSR with correct bits */
|
872 | 9a64fbe4 | bellard | msr_pow = 0;
|
873 | 9a64fbe4 | bellard | msr_ee = 0;
|
874 | 9a64fbe4 | bellard | msr_pr = 0;
|
875 | 9a64fbe4 | bellard | msr_fp = 0;
|
876 | 9a64fbe4 | bellard | msr_fe0 = 0;
|
877 | 9a64fbe4 | bellard | msr_se = 0;
|
878 | 9a64fbe4 | bellard | msr_be = 0;
|
879 | 9a64fbe4 | bellard | msr_fe1 = 0;
|
880 | 9a64fbe4 | bellard | msr_ir = 0;
|
881 | 9a64fbe4 | bellard | msr_dr = 0;
|
882 | 9a64fbe4 | bellard | msr_ri = 0;
|
883 | 9a64fbe4 | bellard | msr_le = msr_ile; |
884 | 9a64fbe4 | bellard | /* Jump to handler */
|
885 | 9a64fbe4 | bellard | env->nip = excp << 8;
|
886 | 9a64fbe4 | bellard | env->exception_index = EXCP_NONE; |
887 | 9a64fbe4 | bellard | /* Invalidate all TLB as we may have changed translation mode */
|
888 | 1ef59d0a | bellard | tlb_flush(env, 1);
|
889 | 9a64fbe4 | bellard | /* ensure that no TB jump will be modified as
|
890 | 9a64fbe4 | bellard | the program flow was changed */
|
891 | 9a64fbe4 | bellard | #ifdef __sparc__
|
892 | 9a64fbe4 | bellard | tmp_T0 = 0;
|
893 | 9a64fbe4 | bellard | #else
|
894 | 9a64fbe4 | bellard | T0 = 0;
|
895 | 9a64fbe4 | bellard | #endif
|
896 | 9a64fbe4 | bellard | #endif
|
897 | 9fddaa0c | bellard | env->exception_index = -1;
|
898 | fb0eaffc | bellard | } |