Statistics
| Branch: | Revision:

root / elf.h @ defb0e31

History | View | Annotate | Download (45.4 kB)

1 689f936f bellard
#ifndef _QEMU_ELF_H
2 689f936f bellard
#define _QEMU_ELF_H
3 31e31b8a bellard
4 31e31b8a bellard
#include <inttypes.h>
5 31e31b8a bellard
6 88570520 bellard
/* 32-bit ELF base types. */
7 88570520 bellard
typedef uint32_t Elf32_Addr;
8 31e31b8a bellard
typedef uint16_t Elf32_Half;
9 31e31b8a bellard
typedef uint32_t Elf32_Off;
10 31e31b8a bellard
typedef int32_t  Elf32_Sword;
11 31e31b8a bellard
typedef uint32_t Elf32_Word;
12 31e31b8a bellard
13 88570520 bellard
/* 64-bit ELF base types. */
14 88570520 bellard
typedef uint64_t Elf64_Addr;
15 88570520 bellard
typedef uint16_t Elf64_Half;
16 88570520 bellard
typedef int16_t         Elf64_SHalf;
17 88570520 bellard
typedef uint64_t Elf64_Off;
18 88570520 bellard
typedef int32_t         Elf64_Sword;
19 88570520 bellard
typedef uint32_t Elf64_Word;
20 88570520 bellard
typedef uint64_t Elf64_Xword;
21 88570520 bellard
typedef int64_t  Elf64_Sxword;
22 88570520 bellard
23 31e31b8a bellard
/* These constants are for the segment types stored in the image headers */
24 31e31b8a bellard
#define PT_NULL    0
25 31e31b8a bellard
#define PT_LOAD    1
26 31e31b8a bellard
#define PT_DYNAMIC 2
27 31e31b8a bellard
#define PT_INTERP  3
28 31e31b8a bellard
#define PT_NOTE    4
29 31e31b8a bellard
#define PT_SHLIB   5
30 31e31b8a bellard
#define PT_PHDR    6
31 31e31b8a bellard
#define PT_LOPROC  0x70000000
32 31e31b8a bellard
#define PT_HIPROC  0x7fffffff
33 88570520 bellard
#define PT_MIPS_REGINFO                0x70000000
34 6af0bf9c bellard
#define PT_MIPS_OPTIONS                0x70000001
35 88570520 bellard
36 88570520 bellard
/* Flags in the e_flags field of the header */
37 6af0bf9c bellard
/* MIPS architecture level. */
38 6af0bf9c bellard
#define EF_MIPS_ARCH_1                0x00000000        /* -mips1 code.  */
39 6af0bf9c bellard
#define EF_MIPS_ARCH_2                0x10000000        /* -mips2 code.  */
40 6af0bf9c bellard
#define EF_MIPS_ARCH_3                0x20000000        /* -mips3 code.  */
41 6af0bf9c bellard
#define EF_MIPS_ARCH_4                0x30000000        /* -mips4 code.  */
42 6af0bf9c bellard
#define EF_MIPS_ARCH_5                0x40000000        /* -mips5 code.  */
43 6af0bf9c bellard
#define EF_MIPS_ARCH_32                0x50000000        /* MIPS32 code.  */
44 6af0bf9c bellard
#define EF_MIPS_ARCH_64                0x60000000        /* MIPS64 code.  */
45 6af0bf9c bellard
46 6af0bf9c bellard
/* The ABI of a file. */
47 6af0bf9c bellard
#define EF_MIPS_ABI_O32                0x00001000        /* O32 ABI.  */
48 6af0bf9c bellard
#define EF_MIPS_ABI_O64                0x00002000        /* O32 extended for 64 bit.  */
49 6af0bf9c bellard
50 88570520 bellard
#define EF_MIPS_NOREORDER 0x00000001
51 88570520 bellard
#define EF_MIPS_PIC       0x00000002
52 88570520 bellard
#define EF_MIPS_CPIC      0x00000004
53 6af0bf9c bellard
#define EF_MIPS_ABI2                0x00000020
54 6af0bf9c bellard
#define EF_MIPS_OPTIONS_FIRST        0x00000080
55 6af0bf9c bellard
#define EF_MIPS_32BITMODE        0x00000100
56 6af0bf9c bellard
#define EF_MIPS_ABI                0x0000f000
57 88570520 bellard
#define EF_MIPS_ARCH      0xf0000000
58 31e31b8a bellard
59 31e31b8a bellard
/* These constants define the different elf file types */
60 31e31b8a bellard
#define ET_NONE   0
61 31e31b8a bellard
#define ET_REL    1
62 31e31b8a bellard
#define ET_EXEC   2
63 31e31b8a bellard
#define ET_DYN    3
64 31e31b8a bellard
#define ET_CORE   4
65 88570520 bellard
#define ET_LOPROC 0xff00
66 88570520 bellard
#define ET_HIPROC 0xffff
67 31e31b8a bellard
68 31e31b8a bellard
/* These constants define the various ELF target machines */
69 31e31b8a bellard
#define EM_NONE  0
70 31e31b8a bellard
#define EM_M32   1
71 31e31b8a bellard
#define EM_SPARC 2
72 31e31b8a bellard
#define EM_386   3
73 31e31b8a bellard
#define EM_68K   4
74 31e31b8a bellard
#define EM_88K   5
75 31e31b8a bellard
#define EM_486   6   /* Perhaps disused */
76 31e31b8a bellard
#define EM_860   7
77 31e31b8a bellard
78 31e31b8a bellard
#define EM_MIPS                8        /* MIPS R3000 (officially, big-endian only) */
79 31e31b8a bellard
80 31e31b8a bellard
#define EM_MIPS_RS4_BE 10        /* MIPS R4000 big-endian */
81 31e31b8a bellard
82 31e31b8a bellard
#define EM_PARISC      15        /* HPPA */
83 31e31b8a bellard
84 31e31b8a bellard
#define EM_SPARC32PLUS 18        /* Sun's "v8plus" */
85 31e31b8a bellard
86 31e31b8a bellard
#define EM_PPC               20        /* PowerPC */
87 88570520 bellard
#define EM_PPC64       21       /* PowerPC64 */
88 88570520 bellard
89 88570520 bellard
#define EM_ARM                40                /* ARM */
90 88570520 bellard
91 88570520 bellard
#define EM_SH               42        /* SuperH */
92 88570520 bellard
93 88570520 bellard
#define EM_SPARCV9     43        /* SPARC v9 64-bit */
94 88570520 bellard
95 88570520 bellard
#define EM_IA_64        50        /* HP/Intel IA-64 */
96 88570520 bellard
97 88570520 bellard
#define EM_X86_64        62        /* AMD x86-64 */
98 88570520 bellard
99 88570520 bellard
#define EM_S390                22        /* IBM S/390 */
100 88570520 bellard
101 88570520 bellard
#define EM_CRIS         76      /* Axis Communications 32-bit embedded processor */
102 88570520 bellard
103 88570520 bellard
#define EM_V850                87        /* NEC v850 */
104 88570520 bellard
105 88570520 bellard
#define EM_H8_300H      47      /* Hitachi H8/300H */
106 88570520 bellard
#define EM_H8S          48      /* Hitachi H8S     */
107 81ea0e13 Michael Walle
#define EM_LATTICEMICO32 138    /* LatticeMico32 */
108 31e31b8a bellard
109 d2fbca94 Guan Xuetao
#define EM_UNICORE32    110     /* UniCore32 */
110 d2fbca94 Guan Xuetao
111 31e31b8a bellard
/*
112 31e31b8a bellard
 * This is an interim value that we will use until the committee comes
113 31e31b8a bellard
 * up with a final number.
114 31e31b8a bellard
 */
115 31e31b8a bellard
#define EM_ALPHA        0x9026
116 31e31b8a bellard
117 88570520 bellard
/* Bogus old v850 magic number, used by old tools.  */
118 88570520 bellard
#define EM_CYGNUS_V850        0x9080
119 88570520 bellard
120 88570520 bellard
/*
121 88570520 bellard
 * This is the old interim value for S/390 architecture
122 88570520 bellard
 */
123 88570520 bellard
#define EM_S390_OLD     0xA390
124 31e31b8a bellard
125 0d5d4699 Edgar E. Iglesias
#define EM_MICROBLAZE      189
126 0d5d4699 Edgar E. Iglesias
#define EM_MICROBLAZE_OLD  0xBAAB
127 b779e29e Edgar E. Iglesias
128 31e31b8a bellard
/* This is the info that is needed to parse the dynamic section of the file */
129 31e31b8a bellard
#define DT_NULL                0
130 31e31b8a bellard
#define DT_NEEDED        1
131 31e31b8a bellard
#define DT_PLTRELSZ        2
132 31e31b8a bellard
#define DT_PLTGOT        3
133 31e31b8a bellard
#define DT_HASH                4
134 31e31b8a bellard
#define DT_STRTAB        5
135 31e31b8a bellard
#define DT_SYMTAB        6
136 31e31b8a bellard
#define DT_RELA                7
137 31e31b8a bellard
#define DT_RELASZ        8
138 31e31b8a bellard
#define DT_RELAENT        9
139 31e31b8a bellard
#define DT_STRSZ        10
140 31e31b8a bellard
#define DT_SYMENT        11
141 31e31b8a bellard
#define DT_INIT                12
142 31e31b8a bellard
#define DT_FINI                13
143 31e31b8a bellard
#define DT_SONAME        14
144 31e31b8a bellard
#define DT_RPATH         15
145 31e31b8a bellard
#define DT_SYMBOLIC        16
146 31e31b8a bellard
#define DT_REL                17
147 31e31b8a bellard
#define DT_RELSZ        18
148 31e31b8a bellard
#define DT_RELENT        19
149 31e31b8a bellard
#define DT_PLTREL        20
150 31e31b8a bellard
#define DT_DEBUG        21
151 31e31b8a bellard
#define DT_TEXTREL        22
152 31e31b8a bellard
#define DT_JMPREL        23
153 e167d46c Richard Henderson
#define DT_BINDNOW        24
154 e167d46c Richard Henderson
#define DT_INIT_ARRAY        25
155 e167d46c Richard Henderson
#define DT_FINI_ARRAY        26
156 e167d46c Richard Henderson
#define DT_INIT_ARRAYSZ        27
157 e167d46c Richard Henderson
#define DT_FINI_ARRAYSZ        28
158 e167d46c Richard Henderson
#define DT_RUNPATH        29
159 e167d46c Richard Henderson
#define DT_FLAGS        30
160 e167d46c Richard Henderson
#define DT_LOOS                0x6000000d
161 e167d46c Richard Henderson
#define DT_HIOS                0x6ffff000
162 31e31b8a bellard
#define DT_LOPROC        0x70000000
163 31e31b8a bellard
#define DT_HIPROC        0x7fffffff
164 e167d46c Richard Henderson
165 e167d46c Richard Henderson
/* DT_ entries which fall between DT_VALRNGLO and DT_VALRNDHI use
166 e167d46c Richard Henderson
   the d_val field of the Elf*_Dyn structure.  I.e. they contain scalars.  */
167 e167d46c Richard Henderson
#define DT_VALRNGLO        0x6ffffd00
168 e167d46c Richard Henderson
#define DT_VALRNGHI        0x6ffffdff
169 e167d46c Richard Henderson
170 e167d46c Richard Henderson
/* DT_ entries which fall between DT_ADDRRNGLO and DT_ADDRRNGHI use
171 e167d46c Richard Henderson
   the d_ptr field of the Elf*_Dyn structure.  I.e. they contain pointers.  */
172 e167d46c Richard Henderson
#define DT_ADDRRNGLO        0x6ffffe00
173 e167d46c Richard Henderson
#define DT_ADDRRNGHI        0x6ffffeff
174 e167d46c Richard Henderson
175 e167d46c Richard Henderson
#define        DT_VERSYM        0x6ffffff0
176 e167d46c Richard Henderson
#define DT_RELACOUNT        0x6ffffff9
177 e167d46c Richard Henderson
#define DT_RELCOUNT        0x6ffffffa
178 e167d46c Richard Henderson
#define DT_FLAGS_1        0x6ffffffb
179 e167d46c Richard Henderson
#define DT_VERDEF        0x6ffffffc
180 e167d46c Richard Henderson
#define DT_VERDEFNUM        0x6ffffffd
181 e167d46c Richard Henderson
#define DT_VERNEED        0x6ffffffe
182 e167d46c Richard Henderson
#define DT_VERNEEDNUM        0x6fffffff
183 e167d46c Richard Henderson
184 88570520 bellard
#define DT_MIPS_RLD_VERSION        0x70000001
185 88570520 bellard
#define DT_MIPS_TIME_STAMP        0x70000002
186 88570520 bellard
#define DT_MIPS_ICHECKSUM        0x70000003
187 88570520 bellard
#define DT_MIPS_IVERSION        0x70000004
188 88570520 bellard
#define DT_MIPS_FLAGS                0x70000005
189 88570520 bellard
  #define RHF_NONE                  0
190 88570520 bellard
  #define RHF_HARDWAY                  1
191 88570520 bellard
  #define RHF_NOTPOT                  2
192 88570520 bellard
#define DT_MIPS_BASE_ADDRESS        0x70000006
193 88570520 bellard
#define DT_MIPS_CONFLICT        0x70000008
194 88570520 bellard
#define DT_MIPS_LIBLIST                0x70000009
195 88570520 bellard
#define DT_MIPS_LOCAL_GOTNO        0x7000000a
196 88570520 bellard
#define DT_MIPS_CONFLICTNO        0x7000000b
197 88570520 bellard
#define DT_MIPS_LIBLISTNO        0x70000010
198 88570520 bellard
#define DT_MIPS_SYMTABNO        0x70000011
199 88570520 bellard
#define DT_MIPS_UNREFEXTNO        0x70000012
200 88570520 bellard
#define DT_MIPS_GOTSYM                0x70000013
201 88570520 bellard
#define DT_MIPS_HIPAGENO        0x70000014
202 88570520 bellard
#define DT_MIPS_RLD_MAP                0x70000016
203 31e31b8a bellard
204 31e31b8a bellard
/* This info is needed when parsing the symbol table */
205 31e31b8a bellard
#define STB_LOCAL  0
206 31e31b8a bellard
#define STB_GLOBAL 1
207 31e31b8a bellard
#define STB_WEAK   2
208 31e31b8a bellard
209 31e31b8a bellard
#define STT_NOTYPE  0
210 31e31b8a bellard
#define STT_OBJECT  1
211 31e31b8a bellard
#define STT_FUNC    2
212 31e31b8a bellard
#define STT_SECTION 3
213 31e31b8a bellard
#define STT_FILE    4
214 31e31b8a bellard
215 88570520 bellard
#define ELF_ST_BIND(x)                ((x) >> 4)
216 88570520 bellard
#define ELF_ST_TYPE(x)                (((unsigned int) x) & 0xf)
217 88570520 bellard
#define ELF32_ST_BIND(x)        ELF_ST_BIND(x)
218 88570520 bellard
#define ELF32_ST_TYPE(x)        ELF_ST_TYPE(x)
219 88570520 bellard
#define ELF64_ST_BIND(x)        ELF_ST_BIND(x)
220 88570520 bellard
#define ELF64_ST_TYPE(x)        ELF_ST_TYPE(x)
221 31e31b8a bellard
222 31e31b8a bellard
/* Symbolic values for the entries in the auxiliary table
223 31e31b8a bellard
   put on the initial stack */
224 31e31b8a bellard
#define AT_NULL   0        /* end of vector */
225 31e31b8a bellard
#define AT_IGNORE 1        /* entry should be ignored */
226 31e31b8a bellard
#define AT_EXECFD 2        /* file descriptor of program */
227 31e31b8a bellard
#define AT_PHDR   3        /* program headers for program */
228 31e31b8a bellard
#define AT_PHENT  4        /* size of program header entry */
229 31e31b8a bellard
#define AT_PHNUM  5        /* number of program headers */
230 31e31b8a bellard
#define AT_PAGESZ 6        /* system page size */
231 31e31b8a bellard
#define AT_BASE   7        /* base address of interpreter */
232 31e31b8a bellard
#define AT_FLAGS  8        /* flags */
233 31e31b8a bellard
#define AT_ENTRY  9        /* entry point of program */
234 31e31b8a bellard
#define AT_NOTELF 10        /* program is not ELF */
235 31e31b8a bellard
#define AT_UID    11        /* real uid */
236 31e31b8a bellard
#define AT_EUID   12        /* effective uid */
237 31e31b8a bellard
#define AT_GID    13        /* real gid */
238 31e31b8a bellard
#define AT_EGID   14        /* effective gid */
239 88570520 bellard
#define AT_PLATFORM 15  /* string identifying CPU for optimizations */
240 88570520 bellard
#define AT_HWCAP  16    /* arch dependent hints at CPU capabilities */
241 88570520 bellard
#define AT_CLKTCK 17        /* frequency at which times() increments */
242 e167d46c Richard Henderson
#define AT_FPUCW  18        /* info about fpu initialization by kernel */
243 e167d46c Richard Henderson
#define AT_DCACHEBSIZE        19        /* data cache block size */
244 e167d46c Richard Henderson
#define AT_ICACHEBSIZE        20        /* instruction cache block size */
245 e167d46c Richard Henderson
#define AT_UCACHEBSIZE        21        /* unified cache block size */
246 e167d46c Richard Henderson
#define AT_IGNOREPPC        22        /* ppc only; entry should be ignored */
247 e167d46c Richard Henderson
#define AT_SECURE        23        /* boolean, was exec suid-like? */
248 e167d46c Richard Henderson
#define AT_BASE_PLATFORM 24        /* string identifying real platforms */
249 e167d46c Richard Henderson
#define AT_RANDOM        25        /* address of 16 random bytes */
250 e167d46c Richard Henderson
#define AT_EXECFN        31        /* filename of the executable */
251 e167d46c Richard Henderson
#define AT_SYSINFO        32        /* address of kernel entry point */
252 e167d46c Richard Henderson
#define AT_SYSINFO_EHDR        33        /* address of kernel vdso */
253 e167d46c Richard Henderson
#define AT_L1I_CACHESHAPE 34        /* shapes of the caches: */
254 e167d46c Richard Henderson
#define AT_L1D_CACHESHAPE 35        /*   bits 0-3: cache associativity.  */
255 e167d46c Richard Henderson
#define AT_L2_CACHESHAPE  36        /*   bits 4-7: log2 of line size.  */
256 e167d46c Richard Henderson
#define AT_L3_CACHESHAPE  37        /*   val&~255: cache size.  */
257 31e31b8a bellard
258 31e31b8a bellard
typedef struct dynamic{
259 31e31b8a bellard
  Elf32_Sword d_tag;
260 31e31b8a bellard
  union{
261 31e31b8a bellard
    Elf32_Sword        d_val;
262 31e31b8a bellard
    Elf32_Addr        d_ptr;
263 31e31b8a bellard
  } d_un;
264 31e31b8a bellard
} Elf32_Dyn;
265 31e31b8a bellard
266 31e31b8a bellard
typedef struct {
267 88570520 bellard
  Elf64_Sxword d_tag;                /* entry tag value */
268 31e31b8a bellard
  union {
269 88570520 bellard
    Elf64_Xword d_val;
270 88570520 bellard
    Elf64_Addr d_ptr;
271 31e31b8a bellard
  } d_un;
272 31e31b8a bellard
} Elf64_Dyn;
273 31e31b8a bellard
274 31e31b8a bellard
/* The following are used with relocations */
275 31e31b8a bellard
#define ELF32_R_SYM(x) ((x) >> 8)
276 31e31b8a bellard
#define ELF32_R_TYPE(x) ((x) & 0xff)
277 31e31b8a bellard
278 88570520 bellard
#define ELF64_R_SYM(i)                        ((i) >> 32)
279 88570520 bellard
#define ELF64_R_TYPE(i)                        ((i) & 0xffffffff)
280 74ccb34e bellard
#define ELF64_R_TYPE_DATA(i)            (((ELF64_R_TYPE(i) >> 8) ^ 0x00800000) - 0x00800000)
281 88570520 bellard
282 31e31b8a bellard
#define R_386_NONE        0
283 31e31b8a bellard
#define R_386_32        1
284 31e31b8a bellard
#define R_386_PC32        2
285 31e31b8a bellard
#define R_386_GOT32        3
286 31e31b8a bellard
#define R_386_PLT32        4
287 31e31b8a bellard
#define R_386_COPY        5
288 31e31b8a bellard
#define R_386_GLOB_DAT        6
289 31e31b8a bellard
#define R_386_JMP_SLOT        7
290 31e31b8a bellard
#define R_386_RELATIVE        8
291 31e31b8a bellard
#define R_386_GOTOFF        9
292 31e31b8a bellard
#define R_386_GOTPC        10
293 31e31b8a bellard
#define R_386_NUM        11
294 f75b56c1 Richard Henderson
/* Not a dynamic reloc, so not included in R_386_NUM.  Used in TCG.  */
295 f75b56c1 Richard Henderson
#define R_386_PC8        23
296 31e31b8a bellard
297 88570520 bellard
#define R_MIPS_NONE                0
298 88570520 bellard
#define R_MIPS_16                1
299 88570520 bellard
#define R_MIPS_32                2
300 88570520 bellard
#define R_MIPS_REL32                3
301 88570520 bellard
#define R_MIPS_26                4
302 88570520 bellard
#define R_MIPS_HI16                5
303 88570520 bellard
#define R_MIPS_LO16                6
304 88570520 bellard
#define R_MIPS_GPREL16                7
305 88570520 bellard
#define R_MIPS_LITERAL                8
306 88570520 bellard
#define R_MIPS_GOT16                9
307 88570520 bellard
#define R_MIPS_PC16                10
308 88570520 bellard
#define R_MIPS_CALL16                11
309 88570520 bellard
#define R_MIPS_GPREL32                12
310 88570520 bellard
/* The remaining relocs are defined on Irix, although they are not
311 88570520 bellard
   in the MIPS ELF ABI.  */
312 88570520 bellard
#define R_MIPS_UNUSED1                13
313 88570520 bellard
#define R_MIPS_UNUSED2                14
314 88570520 bellard
#define R_MIPS_UNUSED3                15
315 88570520 bellard
#define R_MIPS_SHIFT5                16
316 88570520 bellard
#define R_MIPS_SHIFT6                17
317 88570520 bellard
#define R_MIPS_64                18
318 88570520 bellard
#define R_MIPS_GOT_DISP                19
319 88570520 bellard
#define R_MIPS_GOT_PAGE                20
320 88570520 bellard
#define R_MIPS_GOT_OFST                21
321 88570520 bellard
/*
322 88570520 bellard
 * The following two relocation types are specified in the MIPS ABI
323 88570520 bellard
 * conformance guide version 1.2 but not yet in the psABI.
324 88570520 bellard
 */
325 88570520 bellard
#define R_MIPS_GOTHI16                22
326 88570520 bellard
#define R_MIPS_GOTLO16                23
327 88570520 bellard
#define R_MIPS_SUB                24
328 88570520 bellard
#define R_MIPS_INSERT_A                25
329 88570520 bellard
#define R_MIPS_INSERT_B                26
330 88570520 bellard
#define R_MIPS_DELETE                27
331 88570520 bellard
#define R_MIPS_HIGHER                28
332 88570520 bellard
#define R_MIPS_HIGHEST                29
333 88570520 bellard
/*
334 88570520 bellard
 * The following two relocation types are specified in the MIPS ABI
335 88570520 bellard
 * conformance guide version 1.2 but not yet in the psABI.
336 88570520 bellard
 */
337 88570520 bellard
#define R_MIPS_CALLHI16                30
338 88570520 bellard
#define R_MIPS_CALLLO16                31
339 88570520 bellard
/*
340 88570520 bellard
 * This range is reserved for vendor specific relocations.
341 88570520 bellard
 */
342 88570520 bellard
#define R_MIPS_LOVENDOR                100
343 88570520 bellard
#define R_MIPS_HIVENDOR                127
344 88570520 bellard
345 88570520 bellard
346 88570520 bellard
/*
347 88570520 bellard
 * Sparc ELF relocation types
348 88570520 bellard
 */
349 88570520 bellard
#define        R_SPARC_NONE                0
350 88570520 bellard
#define        R_SPARC_8                1
351 88570520 bellard
#define        R_SPARC_16                2
352 88570520 bellard
#define        R_SPARC_32                3
353 88570520 bellard
#define        R_SPARC_DISP8                4
354 88570520 bellard
#define        R_SPARC_DISP16                5
355 88570520 bellard
#define        R_SPARC_DISP32                6
356 88570520 bellard
#define        R_SPARC_WDISP30                7
357 88570520 bellard
#define        R_SPARC_WDISP22                8
358 88570520 bellard
#define        R_SPARC_HI22                9
359 88570520 bellard
#define        R_SPARC_22                10
360 88570520 bellard
#define        R_SPARC_13                11
361 88570520 bellard
#define        R_SPARC_LO10                12
362 88570520 bellard
#define        R_SPARC_GOT10                13
363 88570520 bellard
#define        R_SPARC_GOT13                14
364 88570520 bellard
#define        R_SPARC_GOT22                15
365 88570520 bellard
#define        R_SPARC_PC10                16
366 88570520 bellard
#define        R_SPARC_PC22                17
367 88570520 bellard
#define        R_SPARC_WPLT30                18
368 88570520 bellard
#define        R_SPARC_COPY                19
369 88570520 bellard
#define        R_SPARC_GLOB_DAT        20
370 88570520 bellard
#define        R_SPARC_JMP_SLOT        21
371 88570520 bellard
#define        R_SPARC_RELATIVE        22
372 88570520 bellard
#define        R_SPARC_UA32                23
373 88570520 bellard
#define R_SPARC_PLT32                24
374 88570520 bellard
#define R_SPARC_HIPLT22                25
375 88570520 bellard
#define R_SPARC_LOPLT10                26
376 88570520 bellard
#define R_SPARC_PCPLT32                27
377 88570520 bellard
#define R_SPARC_PCPLT22                28
378 88570520 bellard
#define R_SPARC_PCPLT10                29
379 88570520 bellard
#define R_SPARC_10                30
380 88570520 bellard
#define R_SPARC_11                31
381 88570520 bellard
#define R_SPARC_64                32
382 74ccb34e bellard
#define R_SPARC_OLO10           33
383 b80029ca ths
#define R_SPARC_HH22            34
384 b80029ca ths
#define R_SPARC_HM10            35
385 b80029ca ths
#define R_SPARC_LM22            36
386 88570520 bellard
#define R_SPARC_WDISP16                40
387 88570520 bellard
#define R_SPARC_WDISP19                41
388 88570520 bellard
#define R_SPARC_7                43
389 88570520 bellard
#define R_SPARC_5                44
390 88570520 bellard
#define R_SPARC_6                45
391 88570520 bellard
392 88570520 bellard
/* Bits present in AT_HWCAP, primarily for Sparc32.  */
393 88570520 bellard
394 88570520 bellard
#define HWCAP_SPARC_FLUSH       1    /* CPU supports flush instruction. */
395 88570520 bellard
#define HWCAP_SPARC_STBAR       2
396 88570520 bellard
#define HWCAP_SPARC_SWAP        4
397 88570520 bellard
#define HWCAP_SPARC_MULDIV      8
398 88570520 bellard
#define HWCAP_SPARC_V9                16
399 88570520 bellard
#define HWCAP_SPARC_ULTRA3        32
400 88570520 bellard
401 88570520 bellard
/*
402 88570520 bellard
 * 68k ELF relocation types
403 88570520 bellard
 */
404 88570520 bellard
#define R_68K_NONE        0
405 88570520 bellard
#define R_68K_32        1
406 88570520 bellard
#define R_68K_16        2
407 88570520 bellard
#define R_68K_8                3
408 88570520 bellard
#define R_68K_PC32        4
409 88570520 bellard
#define R_68K_PC16        5
410 88570520 bellard
#define R_68K_PC8        6
411 88570520 bellard
#define R_68K_GOT32        7
412 88570520 bellard
#define R_68K_GOT16        8
413 88570520 bellard
#define R_68K_GOT8        9
414 88570520 bellard
#define R_68K_GOT32O        10
415 88570520 bellard
#define R_68K_GOT16O        11
416 88570520 bellard
#define R_68K_GOT8O        12
417 88570520 bellard
#define R_68K_PLT32        13
418 88570520 bellard
#define R_68K_PLT16        14
419 88570520 bellard
#define R_68K_PLT8        15
420 88570520 bellard
#define R_68K_PLT32O        16
421 88570520 bellard
#define R_68K_PLT16O        17
422 88570520 bellard
#define R_68K_PLT8O        18
423 88570520 bellard
#define R_68K_COPY        19
424 88570520 bellard
#define R_68K_GLOB_DAT        20
425 88570520 bellard
#define R_68K_JMP_SLOT        21
426 88570520 bellard
#define R_68K_RELATIVE        22
427 88570520 bellard
428 88570520 bellard
/*
429 88570520 bellard
 * Alpha ELF relocation types
430 88570520 bellard
 */
431 88570520 bellard
#define R_ALPHA_NONE            0       /* No reloc */
432 88570520 bellard
#define R_ALPHA_REFLONG         1       /* Direct 32 bit */
433 88570520 bellard
#define R_ALPHA_REFQUAD         2       /* Direct 64 bit */
434 88570520 bellard
#define R_ALPHA_GPREL32         3       /* GP relative 32 bit */
435 88570520 bellard
#define R_ALPHA_LITERAL         4       /* GP relative 16 bit w/optimization */
436 88570520 bellard
#define R_ALPHA_LITUSE          5       /* Optimization hint for LITERAL */
437 88570520 bellard
#define R_ALPHA_GPDISP          6       /* Add displacement to GP */
438 88570520 bellard
#define R_ALPHA_BRADDR          7       /* PC+4 relative 23 bit shifted */
439 88570520 bellard
#define R_ALPHA_HINT            8       /* PC+4 relative 16 bit shifted */
440 88570520 bellard
#define R_ALPHA_SREL16          9       /* PC relative 16 bit */
441 88570520 bellard
#define R_ALPHA_SREL32          10      /* PC relative 32 bit */
442 88570520 bellard
#define R_ALPHA_SREL64          11      /* PC relative 64 bit */
443 88570520 bellard
#define R_ALPHA_GPRELHIGH       17      /* GP relative 32 bit, high 16 bits */
444 88570520 bellard
#define R_ALPHA_GPRELLOW        18      /* GP relative 32 bit, low 16 bits */
445 88570520 bellard
#define R_ALPHA_GPREL16         19      /* GP relative 16 bit */
446 88570520 bellard
#define R_ALPHA_COPY            24      /* Copy symbol at runtime */
447 88570520 bellard
#define R_ALPHA_GLOB_DAT        25      /* Create GOT entry */
448 88570520 bellard
#define R_ALPHA_JMP_SLOT        26      /* Create PLT entry */
449 88570520 bellard
#define R_ALPHA_RELATIVE        27      /* Adjust by program base */
450 88570520 bellard
#define R_ALPHA_BRSGP                28
451 88570520 bellard
#define R_ALPHA_TLSGD           29
452 88570520 bellard
#define R_ALPHA_TLS_LDM         30
453 88570520 bellard
#define R_ALPHA_DTPMOD64        31
454 88570520 bellard
#define R_ALPHA_GOTDTPREL       32
455 88570520 bellard
#define R_ALPHA_DTPREL64        33
456 88570520 bellard
#define R_ALPHA_DTPRELHI        34
457 88570520 bellard
#define R_ALPHA_DTPRELLO        35
458 88570520 bellard
#define R_ALPHA_DTPREL16        36
459 88570520 bellard
#define R_ALPHA_GOTTPREL        37
460 88570520 bellard
#define R_ALPHA_TPREL64         38
461 88570520 bellard
#define R_ALPHA_TPRELHI         39
462 88570520 bellard
#define R_ALPHA_TPRELLO         40
463 88570520 bellard
#define R_ALPHA_TPREL16         41
464 88570520 bellard
465 88570520 bellard
#define SHF_ALPHA_GPREL                0x10000000
466 88570520 bellard
467 88570520 bellard
468 88570520 bellard
/* PowerPC relocations defined by the ABIs */
469 88570520 bellard
#define R_PPC_NONE                0
470 88570520 bellard
#define R_PPC_ADDR32                1        /* 32bit absolute address */
471 88570520 bellard
#define R_PPC_ADDR24                2        /* 26bit address, 2 bits ignored.  */
472 88570520 bellard
#define R_PPC_ADDR16                3        /* 16bit absolute address */
473 88570520 bellard
#define R_PPC_ADDR16_LO                4        /* lower 16bit of absolute address */
474 88570520 bellard
#define R_PPC_ADDR16_HI                5        /* high 16bit of absolute address */
475 88570520 bellard
#define R_PPC_ADDR16_HA                6        /* adjusted high 16bit */
476 88570520 bellard
#define R_PPC_ADDR14                7        /* 16bit address, 2 bits ignored */
477 88570520 bellard
#define R_PPC_ADDR14_BRTAKEN        8
478 88570520 bellard
#define R_PPC_ADDR14_BRNTAKEN        9
479 88570520 bellard
#define R_PPC_REL24                10        /* PC relative 26 bit */
480 88570520 bellard
#define R_PPC_REL14                11        /* PC relative 16 bit */
481 88570520 bellard
#define R_PPC_REL14_BRTAKEN        12
482 88570520 bellard
#define R_PPC_REL14_BRNTAKEN        13
483 88570520 bellard
#define R_PPC_GOT16                14
484 88570520 bellard
#define R_PPC_GOT16_LO                15
485 88570520 bellard
#define R_PPC_GOT16_HI                16
486 88570520 bellard
#define R_PPC_GOT16_HA                17
487 88570520 bellard
#define R_PPC_PLTREL24                18
488 88570520 bellard
#define R_PPC_COPY                19
489 88570520 bellard
#define R_PPC_GLOB_DAT                20
490 88570520 bellard
#define R_PPC_JMP_SLOT                21
491 88570520 bellard
#define R_PPC_RELATIVE                22
492 88570520 bellard
#define R_PPC_LOCAL24PC                23
493 88570520 bellard
#define R_PPC_UADDR32                24
494 88570520 bellard
#define R_PPC_UADDR16                25
495 88570520 bellard
#define R_PPC_REL32                26
496 88570520 bellard
#define R_PPC_PLT32                27
497 88570520 bellard
#define R_PPC_PLTREL32                28
498 88570520 bellard
#define R_PPC_PLT16_LO                29
499 88570520 bellard
#define R_PPC_PLT16_HI                30
500 88570520 bellard
#define R_PPC_PLT16_HA                31
501 88570520 bellard
#define R_PPC_SDAREL16                32
502 88570520 bellard
#define R_PPC_SECTOFF                33
503 88570520 bellard
#define R_PPC_SECTOFF_LO        34
504 88570520 bellard
#define R_PPC_SECTOFF_HI        35
505 88570520 bellard
#define R_PPC_SECTOFF_HA        36
506 88570520 bellard
/* Keep this the last entry.  */
507 3efa9a67 malc
#ifndef R_PPC_NUM
508 88570520 bellard
#define R_PPC_NUM                37
509 3efa9a67 malc
#endif
510 88570520 bellard
511 88570520 bellard
/* ARM specific declarations */
512 88570520 bellard
513 88570520 bellard
/* Processor specific flags for the ELF header e_flags field.  */
514 88570520 bellard
#define EF_ARM_RELEXEC     0x01
515 88570520 bellard
#define EF_ARM_HASENTRY    0x02
516 88570520 bellard
#define EF_ARM_INTERWORK   0x04
517 88570520 bellard
#define EF_ARM_APCS_26     0x08
518 88570520 bellard
#define EF_ARM_APCS_FLOAT  0x10
519 88570520 bellard
#define EF_ARM_PIC         0x20
520 88570520 bellard
#define EF_ALIGN8          0x40                /* 8-bit structure alignment is in use */
521 88570520 bellard
#define EF_NEW_ABI         0x80
522 88570520 bellard
#define EF_OLD_ABI         0x100
523 88570520 bellard
524 88570520 bellard
/* Additional symbol types for Thumb */
525 88570520 bellard
#define STT_ARM_TFUNC      0xd
526 88570520 bellard
527 88570520 bellard
/* ARM-specific values for sh_flags */
528 88570520 bellard
#define SHF_ARM_ENTRYSECT  0x10000000   /* Section contains an entry point */
529 88570520 bellard
#define SHF_ARM_COMDEF     0x80000000   /* Section may be multiply defined
530 88570520 bellard
                                           in the input to a link step */
531 88570520 bellard
532 88570520 bellard
/* ARM-specific program header flags */
533 88570520 bellard
#define PF_ARM_SB          0x10000000   /* Segment contains the location
534 88570520 bellard
                                           addressed by the static base */
535 88570520 bellard
536 88570520 bellard
/* ARM relocs.  */
537 88570520 bellard
#define R_ARM_NONE                0        /* No reloc */
538 88570520 bellard
#define R_ARM_PC24                1        /* PC relative 26 bit branch */
539 88570520 bellard
#define R_ARM_ABS32                2        /* Direct 32 bit  */
540 88570520 bellard
#define R_ARM_REL32                3        /* PC relative 32 bit */
541 88570520 bellard
#define R_ARM_PC13                4
542 88570520 bellard
#define R_ARM_ABS16                5        /* Direct 16 bit */
543 88570520 bellard
#define R_ARM_ABS12                6        /* Direct 12 bit */
544 88570520 bellard
#define R_ARM_THM_ABS5                7
545 88570520 bellard
#define R_ARM_ABS8                8        /* Direct 8 bit */
546 88570520 bellard
#define R_ARM_SBREL32                9
547 88570520 bellard
#define R_ARM_THM_PC22                10
548 88570520 bellard
#define R_ARM_THM_PC8                11
549 88570520 bellard
#define R_ARM_AMP_VCALL9        12
550 88570520 bellard
#define R_ARM_SWI24                13
551 88570520 bellard
#define R_ARM_THM_SWI8                14
552 88570520 bellard
#define R_ARM_XPC25                15
553 88570520 bellard
#define R_ARM_THM_XPC22                16
554 88570520 bellard
#define R_ARM_COPY                20        /* Copy symbol at runtime */
555 88570520 bellard
#define R_ARM_GLOB_DAT                21        /* Create GOT entry */
556 88570520 bellard
#define R_ARM_JUMP_SLOT                22        /* Create PLT entry */
557 88570520 bellard
#define R_ARM_RELATIVE                23        /* Adjust by program base */
558 88570520 bellard
#define R_ARM_GOTOFF                24        /* 32 bit offset to GOT */
559 88570520 bellard
#define R_ARM_GOTPC                25        /* 32 bit PC relative offset to GOT */
560 88570520 bellard
#define R_ARM_GOT32                26        /* 32 bit GOT entry */
561 88570520 bellard
#define R_ARM_PLT32                27        /* 32 bit PLT address */
562 46152182 pbrook
#define R_ARM_CALL              28
563 46152182 pbrook
#define R_ARM_JUMP24            29
564 88570520 bellard
#define R_ARM_GNU_VTENTRY        100
565 88570520 bellard
#define R_ARM_GNU_VTINHERIT        101
566 88570520 bellard
#define R_ARM_THM_PC11                102        /* thumb unconditional branch */
567 88570520 bellard
#define R_ARM_THM_PC9                103        /* thumb conditional branch */
568 88570520 bellard
#define R_ARM_RXPC25                249
569 88570520 bellard
#define R_ARM_RSBREL32                250
570 88570520 bellard
#define R_ARM_THM_RPC22                251
571 88570520 bellard
#define R_ARM_RREL32                252
572 88570520 bellard
#define R_ARM_RABS22                253
573 88570520 bellard
#define R_ARM_RPC24                254
574 88570520 bellard
#define R_ARM_RBASE                255
575 88570520 bellard
/* Keep this the last entry.  */
576 88570520 bellard
#define R_ARM_NUM                256
577 88570520 bellard
578 88570520 bellard
/* s390 relocations defined by the ABIs */
579 88570520 bellard
#define R_390_NONE                0        /* No reloc.  */
580 88570520 bellard
#define R_390_8                        1        /* Direct 8 bit.  */
581 88570520 bellard
#define R_390_12                2        /* Direct 12 bit.  */
582 88570520 bellard
#define R_390_16                3        /* Direct 16 bit.  */
583 88570520 bellard
#define R_390_32                4        /* Direct 32 bit.  */
584 88570520 bellard
#define R_390_PC32                5        /* PC relative 32 bit.        */
585 88570520 bellard
#define R_390_GOT12                6        /* 12 bit GOT offset.  */
586 88570520 bellard
#define R_390_GOT32                7        /* 32 bit GOT offset.  */
587 88570520 bellard
#define R_390_PLT32                8        /* 32 bit PC relative PLT address.  */
588 88570520 bellard
#define R_390_COPY                9        /* Copy symbol at runtime.  */
589 88570520 bellard
#define R_390_GLOB_DAT                10        /* Create GOT entry.  */
590 88570520 bellard
#define R_390_JMP_SLOT                11        /* Create PLT entry.  */
591 88570520 bellard
#define R_390_RELATIVE                12        /* Adjust by program base.  */
592 88570520 bellard
#define R_390_GOTOFF32                13        /* 32 bit offset to GOT.         */
593 88570520 bellard
#define R_390_GOTPC                14        /* 32 bit PC rel. offset to GOT.  */
594 88570520 bellard
#define R_390_GOT16                15        /* 16 bit GOT offset.  */
595 88570520 bellard
#define R_390_PC16                16        /* PC relative 16 bit.        */
596 88570520 bellard
#define R_390_PC16DBL                17        /* PC relative 16 bit shifted by 1.  */
597 88570520 bellard
#define R_390_PLT16DBL                18        /* 16 bit PC rel. PLT shifted by 1.  */
598 88570520 bellard
#define R_390_PC32DBL                19        /* PC relative 32 bit shifted by 1.  */
599 88570520 bellard
#define R_390_PLT32DBL                20        /* 32 bit PC rel. PLT shifted by 1.  */
600 88570520 bellard
#define R_390_GOTPCDBL                21        /* 32 bit PC rel. GOT shifted by 1.  */
601 88570520 bellard
#define R_390_64                22        /* Direct 64 bit.  */
602 88570520 bellard
#define R_390_PC64                23        /* PC relative 64 bit.        */
603 88570520 bellard
#define R_390_GOT64                24        /* 64 bit GOT offset.  */
604 88570520 bellard
#define R_390_PLT64                25        /* 64 bit PC relative PLT address.  */
605 88570520 bellard
#define R_390_GOTENT                26        /* 32 bit PC rel. to GOT entry >> 1. */
606 88570520 bellard
#define R_390_GOTOFF16                27        /* 16 bit offset to GOT. */
607 88570520 bellard
#define R_390_GOTOFF64                28        /* 64 bit offset to GOT. */
608 88570520 bellard
#define R_390_GOTPLT12                29        /* 12 bit offset to jump slot.        */
609 88570520 bellard
#define R_390_GOTPLT16                30        /* 16 bit offset to jump slot.        */
610 88570520 bellard
#define R_390_GOTPLT32                31        /* 32 bit offset to jump slot.        */
611 88570520 bellard
#define R_390_GOTPLT64                32        /* 64 bit offset to jump slot.        */
612 88570520 bellard
#define R_390_GOTPLTENT                33        /* 32 bit rel. offset to jump slot.  */
613 88570520 bellard
#define R_390_PLTOFF16                34        /* 16 bit offset from GOT to PLT. */
614 88570520 bellard
#define R_390_PLTOFF32                35        /* 32 bit offset from GOT to PLT. */
615 88570520 bellard
#define R_390_PLTOFF64                36        /* 16 bit offset from GOT to PLT. */
616 88570520 bellard
#define R_390_TLS_LOAD                37        /* Tag for load insn in TLS code. */
617 88570520 bellard
#define R_390_TLS_GDCALL        38        /* Tag for function call in general
618 88570520 bellard
                                           dynamic TLS code.  */
619 88570520 bellard
#define R_390_TLS_LDCALL        39        /* Tag for function call in local
620 88570520 bellard
                                           dynamic TLS code.  */
621 88570520 bellard
#define R_390_TLS_GD32                40        /* Direct 32 bit for general dynamic
622 88570520 bellard
                                           thread local data.  */
623 88570520 bellard
#define R_390_TLS_GD64                41        /* Direct 64 bit for general dynamic
624 88570520 bellard
                                           thread local data.  */
625 88570520 bellard
#define R_390_TLS_GOTIE12        42        /* 12 bit GOT offset for static TLS
626 88570520 bellard
                                           block offset.  */
627 88570520 bellard
#define R_390_TLS_GOTIE32        43        /* 32 bit GOT offset for static TLS
628 88570520 bellard
                                           block offset.  */
629 88570520 bellard
#define R_390_TLS_GOTIE64        44        /* 64 bit GOT offset for static TLS
630 88570520 bellard
                                           block offset.  */
631 88570520 bellard
#define R_390_TLS_LDM32                45        /* Direct 32 bit for local dynamic
632 88570520 bellard
                                           thread local data in LD code.  */
633 88570520 bellard
#define R_390_TLS_LDM64                46        /* Direct 64 bit for local dynamic
634 88570520 bellard
                                           thread local data in LD code.  */
635 88570520 bellard
#define R_390_TLS_IE32                47        /* 32 bit address of GOT entry for
636 88570520 bellard
                                           negated static TLS block offset.  */
637 88570520 bellard
#define R_390_TLS_IE64                48        /* 64 bit address of GOT entry for
638 88570520 bellard
                                           negated static TLS block offset.  */
639 88570520 bellard
#define R_390_TLS_IEENT                49        /* 32 bit rel. offset to GOT entry for
640 88570520 bellard
                                           negated static TLS block offset.  */
641 88570520 bellard
#define R_390_TLS_LE32                50        /* 32 bit negated offset relative to
642 88570520 bellard
                                           static TLS block.  */
643 88570520 bellard
#define R_390_TLS_LE64                51        /* 64 bit negated offset relative to
644 88570520 bellard
                                           static TLS block.  */
645 88570520 bellard
#define R_390_TLS_LDO32                52        /* 32 bit offset relative to TLS
646 88570520 bellard
                                           block.  */
647 88570520 bellard
#define R_390_TLS_LDO64                53        /* 64 bit offset relative to TLS
648 88570520 bellard
                                           block.  */
649 88570520 bellard
#define R_390_TLS_DTPMOD        54        /* ID of module containing symbol.  */
650 88570520 bellard
#define R_390_TLS_DTPOFF        55        /* Offset in TLS block.  */
651 88570520 bellard
#define R_390_TLS_TPOFF                56        /* Negate offset in static TLS
652 88570520 bellard
                                           block.  */
653 88570520 bellard
/* Keep this the last entry.  */
654 88570520 bellard
#define R_390_NUM        57
655 88570520 bellard
656 88570520 bellard
/* x86-64 relocation types */
657 88570520 bellard
#define R_X86_64_NONE                0        /* No reloc */
658 88570520 bellard
#define R_X86_64_64                1        /* Direct 64 bit  */
659 88570520 bellard
#define R_X86_64_PC32                2        /* PC relative 32 bit signed */
660 88570520 bellard
#define R_X86_64_GOT32                3        /* 32 bit GOT entry */
661 88570520 bellard
#define R_X86_64_PLT32                4        /* 32 bit PLT address */
662 88570520 bellard
#define R_X86_64_COPY                5        /* Copy symbol at runtime */
663 88570520 bellard
#define R_X86_64_GLOB_DAT        6        /* Create GOT entry */
664 88570520 bellard
#define R_X86_64_JUMP_SLOT        7        /* Create PLT entry */
665 88570520 bellard
#define R_X86_64_RELATIVE        8        /* Adjust by program base */
666 88570520 bellard
#define R_X86_64_GOTPCREL        9        /* 32 bit signed pc relative
667 88570520 bellard
                                           offset to GOT */
668 88570520 bellard
#define R_X86_64_32                10        /* Direct 32 bit zero extended */
669 88570520 bellard
#define R_X86_64_32S                11        /* Direct 32 bit sign extended */
670 88570520 bellard
#define R_X86_64_16                12        /* Direct 16 bit zero extended */
671 88570520 bellard
#define R_X86_64_PC16                13        /* 16 bit sign extended pc relative */
672 88570520 bellard
#define R_X86_64_8                14        /* Direct 8 bit sign extended  */
673 88570520 bellard
#define R_X86_64_PC8                15        /* 8 bit sign extended pc relative */
674 88570520 bellard
675 88570520 bellard
#define R_X86_64_NUM                16
676 88570520 bellard
677 88570520 bellard
/* Legal values for e_flags field of Elf64_Ehdr.  */
678 88570520 bellard
679 88570520 bellard
#define EF_ALPHA_32BIT                1        /* All addresses are below 2GB */
680 88570520 bellard
681 88570520 bellard
/* HPPA specific definitions.  */
682 88570520 bellard
683 88570520 bellard
/* Legal values for e_flags field of Elf32_Ehdr.  */
684 88570520 bellard
685 88570520 bellard
#define EF_PARISC_TRAPNIL        0x00010000 /* Trap nil pointer dereference.  */
686 88570520 bellard
#define EF_PARISC_EXT                0x00020000 /* Program uses arch. extensions. */
687 88570520 bellard
#define EF_PARISC_LSB                0x00040000 /* Program expects little endian. */
688 88570520 bellard
#define EF_PARISC_WIDE                0x00080000 /* Program expects wide mode.  */
689 88570520 bellard
#define EF_PARISC_NO_KABP        0x00100000 /* No kernel assisted branch
690 88570520 bellard
                                              prediction.  */
691 88570520 bellard
#define EF_PARISC_LAZYSWAP        0x00400000 /* Allow lazy swapping.  */
692 88570520 bellard
#define EF_PARISC_ARCH                0x0000ffff /* Architecture version.  */
693 88570520 bellard
694 88570520 bellard
/* Defined values for `e_flags & EF_PARISC_ARCH' are:  */
695 88570520 bellard
696 88570520 bellard
#define EFA_PARISC_1_0                    0x020b /* PA-RISC 1.0 big-endian.  */
697 88570520 bellard
#define EFA_PARISC_1_1                    0x0210 /* PA-RISC 1.1 big-endian.  */
698 88570520 bellard
#define EFA_PARISC_2_0                    0x0214 /* PA-RISC 2.0 big-endian.  */
699 88570520 bellard
700 88570520 bellard
/* Additional section indeces.  */
701 88570520 bellard
702 88570520 bellard
#define SHN_PARISC_ANSI_COMMON        0xff00           /* Section for tenatively declared
703 88570520 bellard
                                              symbols in ANSI C.  */
704 88570520 bellard
#define SHN_PARISC_HUGE_COMMON        0xff01           /* Common blocks in huge model.  */
705 88570520 bellard
706 88570520 bellard
/* Legal values for sh_type field of Elf32_Shdr.  */
707 88570520 bellard
708 88570520 bellard
#define SHT_PARISC_EXT                0x70000000 /* Contains product specific ext. */
709 88570520 bellard
#define SHT_PARISC_UNWIND        0x70000001 /* Unwind information.  */
710 88570520 bellard
#define SHT_PARISC_DOC                0x70000002 /* Debug info for optimized code. */
711 88570520 bellard
712 88570520 bellard
/* Legal values for sh_flags field of Elf32_Shdr.  */
713 88570520 bellard
714 88570520 bellard
#define SHF_PARISC_SHORT        0x20000000 /* Section with short addressing. */
715 88570520 bellard
#define SHF_PARISC_HUGE                0x40000000 /* Section far from gp.  */
716 88570520 bellard
#define SHF_PARISC_SBP                0x80000000 /* Static branch prediction code. */
717 88570520 bellard
718 88570520 bellard
/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
719 88570520 bellard
720 88570520 bellard
#define STT_PARISC_MILLICODE        13        /* Millicode function entry point.  */
721 88570520 bellard
722 88570520 bellard
#define STT_HP_OPAQUE                (STT_LOOS + 0x1)
723 88570520 bellard
#define STT_HP_STUB                (STT_LOOS + 0x2)
724 88570520 bellard
725 88570520 bellard
/* HPPA relocs.  */
726 88570520 bellard
727 88570520 bellard
#define R_PARISC_NONE                0        /* No reloc.  */
728 88570520 bellard
#define R_PARISC_DIR32                1        /* Direct 32-bit reference.  */
729 88570520 bellard
#define R_PARISC_DIR21L                2        /* Left 21 bits of eff. address.  */
730 88570520 bellard
#define R_PARISC_DIR17R                3        /* Right 17 bits of eff. address.  */
731 88570520 bellard
#define R_PARISC_DIR17F                4        /* 17 bits of eff. address.  */
732 88570520 bellard
#define R_PARISC_DIR14R                6        /* Right 14 bits of eff. address.  */
733 88570520 bellard
#define R_PARISC_PCREL32        9        /* 32-bit rel. address.  */
734 88570520 bellard
#define R_PARISC_PCREL21L        10        /* Left 21 bits of rel. address.  */
735 88570520 bellard
#define R_PARISC_PCREL17R        11        /* Right 17 bits of rel. address.  */
736 88570520 bellard
#define R_PARISC_PCREL17F        12        /* 17 bits of rel. address.  */
737 88570520 bellard
#define R_PARISC_PCREL14R        14        /* Right 14 bits of rel. address.  */
738 88570520 bellard
#define R_PARISC_DPREL21L        18        /* Left 21 bits of rel. address.  */
739 88570520 bellard
#define R_PARISC_DPREL14R        22        /* Right 14 bits of rel. address.  */
740 88570520 bellard
#define R_PARISC_GPREL21L        26        /* GP-relative, left 21 bits.  */
741 88570520 bellard
#define R_PARISC_GPREL14R        30        /* GP-relative, right 14 bits.  */
742 88570520 bellard
#define R_PARISC_LTOFF21L        34        /* LT-relative, left 21 bits.  */
743 88570520 bellard
#define R_PARISC_LTOFF14R        38        /* LT-relative, right 14 bits.  */
744 88570520 bellard
#define R_PARISC_SECREL32        41        /* 32 bits section rel. address.  */
745 88570520 bellard
#define R_PARISC_SEGBASE        48        /* No relocation, set segment base.  */
746 88570520 bellard
#define R_PARISC_SEGREL32        49        /* 32 bits segment rel. address.  */
747 88570520 bellard
#define R_PARISC_PLTOFF21L        50        /* PLT rel. address, left 21 bits.  */
748 88570520 bellard
#define R_PARISC_PLTOFF14R        54        /* PLT rel. address, right 14 bits.  */
749 88570520 bellard
#define R_PARISC_LTOFF_FPTR32        57        /* 32 bits LT-rel. function pointer. */
750 88570520 bellard
#define R_PARISC_LTOFF_FPTR21L        58        /* LT-rel. fct ptr, left 21 bits. */
751 88570520 bellard
#define R_PARISC_LTOFF_FPTR14R        62        /* LT-rel. fct ptr, right 14 bits. */
752 88570520 bellard
#define R_PARISC_FPTR64                64        /* 64 bits function address.  */
753 88570520 bellard
#define R_PARISC_PLABEL32        65        /* 32 bits function address.  */
754 88570520 bellard
#define R_PARISC_PCREL64        72        /* 64 bits PC-rel. address.  */
755 88570520 bellard
#define R_PARISC_PCREL22F        74        /* 22 bits PC-rel. address.  */
756 88570520 bellard
#define R_PARISC_PCREL14WR        75        /* PC-rel. address, right 14 bits.  */
757 88570520 bellard
#define R_PARISC_PCREL14DR        76        /* PC rel. address, right 14 bits.  */
758 88570520 bellard
#define R_PARISC_PCREL16F        77        /* 16 bits PC-rel. address.  */
759 88570520 bellard
#define R_PARISC_PCREL16WF        78        /* 16 bits PC-rel. address.  */
760 88570520 bellard
#define R_PARISC_PCREL16DF        79        /* 16 bits PC-rel. address.  */
761 88570520 bellard
#define R_PARISC_DIR64                80        /* 64 bits of eff. address.  */
762 88570520 bellard
#define R_PARISC_DIR14WR        83        /* 14 bits of eff. address.  */
763 88570520 bellard
#define R_PARISC_DIR14DR        84        /* 14 bits of eff. address.  */
764 88570520 bellard
#define R_PARISC_DIR16F                85        /* 16 bits of eff. address.  */
765 88570520 bellard
#define R_PARISC_DIR16WF        86        /* 16 bits of eff. address.  */
766 88570520 bellard
#define R_PARISC_DIR16DF        87        /* 16 bits of eff. address.  */
767 88570520 bellard
#define R_PARISC_GPREL64        88        /* 64 bits of GP-rel. address.  */
768 88570520 bellard
#define R_PARISC_GPREL14WR        91        /* GP-rel. address, right 14 bits.  */
769 88570520 bellard
#define R_PARISC_GPREL14DR        92        /* GP-rel. address, right 14 bits.  */
770 88570520 bellard
#define R_PARISC_GPREL16F        93        /* 16 bits GP-rel. address.  */
771 88570520 bellard
#define R_PARISC_GPREL16WF        94        /* 16 bits GP-rel. address.  */
772 88570520 bellard
#define R_PARISC_GPREL16DF        95        /* 16 bits GP-rel. address.  */
773 88570520 bellard
#define R_PARISC_LTOFF64        96        /* 64 bits LT-rel. address.  */
774 88570520 bellard
#define R_PARISC_LTOFF14WR        99        /* LT-rel. address, right 14 bits.  */
775 88570520 bellard
#define R_PARISC_LTOFF14DR        100        /* LT-rel. address, right 14 bits.  */
776 88570520 bellard
#define R_PARISC_LTOFF16F        101        /* 16 bits LT-rel. address.  */
777 88570520 bellard
#define R_PARISC_LTOFF16WF        102        /* 16 bits LT-rel. address.  */
778 88570520 bellard
#define R_PARISC_LTOFF16DF        103        /* 16 bits LT-rel. address.  */
779 88570520 bellard
#define R_PARISC_SECREL64        104        /* 64 bits section rel. address.  */
780 88570520 bellard
#define R_PARISC_SEGREL64        112        /* 64 bits segment rel. address.  */
781 88570520 bellard
#define R_PARISC_PLTOFF14WR        115        /* PLT-rel. address, right 14 bits.  */
782 88570520 bellard
#define R_PARISC_PLTOFF14DR        116        /* PLT-rel. address, right 14 bits.  */
783 88570520 bellard
#define R_PARISC_PLTOFF16F        117        /* 16 bits LT-rel. address.  */
784 88570520 bellard
#define R_PARISC_PLTOFF16WF        118        /* 16 bits PLT-rel. address.  */
785 88570520 bellard
#define R_PARISC_PLTOFF16DF        119        /* 16 bits PLT-rel. address.  */
786 88570520 bellard
#define R_PARISC_LTOFF_FPTR64        120        /* 64 bits LT-rel. function ptr.  */
787 88570520 bellard
#define R_PARISC_LTOFF_FPTR14WR        123        /* LT-rel. fct. ptr., right 14 bits. */
788 88570520 bellard
#define R_PARISC_LTOFF_FPTR14DR        124        /* LT-rel. fct. ptr., right 14 bits. */
789 88570520 bellard
#define R_PARISC_LTOFF_FPTR16F        125        /* 16 bits LT-rel. function ptr.  */
790 88570520 bellard
#define R_PARISC_LTOFF_FPTR16WF        126        /* 16 bits LT-rel. function ptr.  */
791 88570520 bellard
#define R_PARISC_LTOFF_FPTR16DF        127        /* 16 bits LT-rel. function ptr.  */
792 88570520 bellard
#define R_PARISC_LORESERVE        128
793 88570520 bellard
#define R_PARISC_COPY                128        /* Copy relocation.  */
794 88570520 bellard
#define R_PARISC_IPLT                129        /* Dynamic reloc, imported PLT */
795 88570520 bellard
#define R_PARISC_EPLT                130        /* Dynamic reloc, exported PLT */
796 88570520 bellard
#define R_PARISC_TPREL32        153        /* 32 bits TP-rel. address.  */
797 88570520 bellard
#define R_PARISC_TPREL21L        154        /* TP-rel. address, left 21 bits.  */
798 88570520 bellard
#define R_PARISC_TPREL14R        158        /* TP-rel. address, right 14 bits.  */
799 88570520 bellard
#define R_PARISC_LTOFF_TP21L        162        /* LT-TP-rel. address, left 21 bits. */
800 88570520 bellard
#define R_PARISC_LTOFF_TP14R        166        /* LT-TP-rel. address, right 14 bits.*/
801 88570520 bellard
#define R_PARISC_LTOFF_TP14F        167        /* 14 bits LT-TP-rel. address.  */
802 88570520 bellard
#define R_PARISC_TPREL64        216        /* 64 bits TP-rel. address.  */
803 88570520 bellard
#define R_PARISC_TPREL14WR        219        /* TP-rel. address, right 14 bits.  */
804 88570520 bellard
#define R_PARISC_TPREL14DR        220        /* TP-rel. address, right 14 bits.  */
805 88570520 bellard
#define R_PARISC_TPREL16F        221        /* 16 bits TP-rel. address.  */
806 88570520 bellard
#define R_PARISC_TPREL16WF        222        /* 16 bits TP-rel. address.  */
807 88570520 bellard
#define R_PARISC_TPREL16DF        223        /* 16 bits TP-rel. address.  */
808 88570520 bellard
#define R_PARISC_LTOFF_TP64        224        /* 64 bits LT-TP-rel. address.  */
809 88570520 bellard
#define R_PARISC_LTOFF_TP14WR        227        /* LT-TP-rel. address, right 14 bits.*/
810 88570520 bellard
#define R_PARISC_LTOFF_TP14DR        228        /* LT-TP-rel. address, right 14 bits.*/
811 88570520 bellard
#define R_PARISC_LTOFF_TP16F        229        /* 16 bits LT-TP-rel. address.  */
812 88570520 bellard
#define R_PARISC_LTOFF_TP16WF        230        /* 16 bits LT-TP-rel. address.  */
813 88570520 bellard
#define R_PARISC_LTOFF_TP16DF        231        /* 16 bits LT-TP-rel. address.  */
814 88570520 bellard
#define R_PARISC_HIRESERVE        255
815 88570520 bellard
816 88570520 bellard
/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */
817 88570520 bellard
818 88570520 bellard
#define PT_HP_TLS                (PT_LOOS + 0x0)
819 88570520 bellard
#define PT_HP_CORE_NONE                (PT_LOOS + 0x1)
820 88570520 bellard
#define PT_HP_CORE_VERSION        (PT_LOOS + 0x2)
821 88570520 bellard
#define PT_HP_CORE_KERNEL        (PT_LOOS + 0x3)
822 88570520 bellard
#define PT_HP_CORE_COMM                (PT_LOOS + 0x4)
823 88570520 bellard
#define PT_HP_CORE_PROC                (PT_LOOS + 0x5)
824 88570520 bellard
#define PT_HP_CORE_LOADABLE        (PT_LOOS + 0x6)
825 88570520 bellard
#define PT_HP_CORE_STACK        (PT_LOOS + 0x7)
826 88570520 bellard
#define PT_HP_CORE_SHM                (PT_LOOS + 0x8)
827 88570520 bellard
#define PT_HP_CORE_MMF                (PT_LOOS + 0x9)
828 88570520 bellard
#define PT_HP_PARALLEL                (PT_LOOS + 0x10)
829 88570520 bellard
#define PT_HP_FASTBIND                (PT_LOOS + 0x11)
830 88570520 bellard
#define PT_HP_OPT_ANNOT                (PT_LOOS + 0x12)
831 88570520 bellard
#define PT_HP_HSL_ANNOT                (PT_LOOS + 0x13)
832 88570520 bellard
#define PT_HP_STACK                (PT_LOOS + 0x14)
833 88570520 bellard
834 88570520 bellard
#define PT_PARISC_ARCHEXT        0x70000000
835 88570520 bellard
#define PT_PARISC_UNWIND        0x70000001
836 88570520 bellard
837 88570520 bellard
/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */
838 88570520 bellard
839 88570520 bellard
#define PF_PARISC_SBP                0x08000000
840 88570520 bellard
841 88570520 bellard
#define PF_HP_PAGE_SIZE                0x00100000
842 88570520 bellard
#define PF_HP_FAR_SHARED        0x00200000
843 88570520 bellard
#define PF_HP_NEAR_SHARED        0x00400000
844 88570520 bellard
#define PF_HP_CODE                0x01000000
845 88570520 bellard
#define PF_HP_MODIFY                0x02000000
846 88570520 bellard
#define PF_HP_LAZYSWAP                0x04000000
847 88570520 bellard
#define PF_HP_SBP                0x08000000
848 88570520 bellard
849 0d330196 bellard
/* IA-64 specific declarations.  */
850 0d330196 bellard
851 0d330196 bellard
/* Processor specific flags for the Ehdr e_flags field.  */
852 0d330196 bellard
#define EF_IA_64_MASKOS                0x0000000f        /* os-specific flags */
853 0d330196 bellard
#define EF_IA_64_ABI64                0x00000010        /* 64-bit ABI */
854 0d330196 bellard
#define EF_IA_64_ARCH                0xff000000        /* arch. version mask */
855 0d330196 bellard
856 0d330196 bellard
/* Processor specific values for the Phdr p_type field.  */
857 0d330196 bellard
#define PT_IA_64_ARCHEXT        (PT_LOPROC + 0)        /* arch extension bits */
858 0d330196 bellard
#define PT_IA_64_UNWIND                (PT_LOPROC + 1)        /* ia64 unwind bits */
859 0d330196 bellard
860 0d330196 bellard
/* Processor specific flags for the Phdr p_flags field.  */
861 0d330196 bellard
#define PF_IA_64_NORECOV        0x80000000        /* spec insns w/o recovery */
862 0d330196 bellard
863 0d330196 bellard
/* Processor specific values for the Shdr sh_type field.  */
864 0d330196 bellard
#define SHT_IA_64_EXT                (SHT_LOPROC + 0) /* extension bits */
865 0d330196 bellard
#define SHT_IA_64_UNWIND        (SHT_LOPROC + 1) /* unwind bits */
866 0d330196 bellard
867 0d330196 bellard
/* Processor specific flags for the Shdr sh_flags field.  */
868 0d330196 bellard
#define SHF_IA_64_SHORT                0x10000000        /* section near gp */
869 0d330196 bellard
#define SHF_IA_64_NORECOV        0x20000000        /* spec insns w/o recovery */
870 0d330196 bellard
871 0d330196 bellard
/* Processor specific values for the Dyn d_tag field.  */
872 0d330196 bellard
#define DT_IA_64_PLT_RESERVE        (DT_LOPROC + 0)
873 0d330196 bellard
#define DT_IA_64_NUM                1
874 0d330196 bellard
875 0d330196 bellard
/* IA-64 relocations.  */
876 0d330196 bellard
#define R_IA64_NONE                0x00        /* none */
877 0d330196 bellard
#define R_IA64_IMM14                0x21        /* symbol + addend, add imm14 */
878 0d330196 bellard
#define R_IA64_IMM22                0x22        /* symbol + addend, add imm22 */
879 0d330196 bellard
#define R_IA64_IMM64                0x23        /* symbol + addend, mov imm64 */
880 0d330196 bellard
#define R_IA64_DIR32MSB                0x24        /* symbol + addend, data4 MSB */
881 0d330196 bellard
#define R_IA64_DIR32LSB                0x25        /* symbol + addend, data4 LSB */
882 0d330196 bellard
#define R_IA64_DIR64MSB                0x26        /* symbol + addend, data8 MSB */
883 0d330196 bellard
#define R_IA64_DIR64LSB                0x27        /* symbol + addend, data8 LSB */
884 0d330196 bellard
#define R_IA64_GPREL22                0x2a        /* @gprel(sym + add), add imm22 */
885 0d330196 bellard
#define R_IA64_GPREL64I                0x2b        /* @gprel(sym + add), mov imm64 */
886 0d330196 bellard
#define R_IA64_GPREL32MSB        0x2c        /* @gprel(sym + add), data4 MSB */
887 0d330196 bellard
#define R_IA64_GPREL32LSB        0x2d        /* @gprel(sym + add), data4 LSB */
888 0d330196 bellard
#define R_IA64_GPREL64MSB        0x2e        /* @gprel(sym + add), data8 MSB */
889 0d330196 bellard
#define R_IA64_GPREL64LSB        0x2f        /* @gprel(sym + add), data8 LSB */
890 0d330196 bellard
#define R_IA64_LTOFF22                0x32        /* @ltoff(sym + add), add imm22 */
891 0d330196 bellard
#define R_IA64_LTOFF64I                0x33        /* @ltoff(sym + add), mov imm64 */
892 0d330196 bellard
#define R_IA64_PLTOFF22                0x3a        /* @pltoff(sym + add), add imm22 */
893 0d330196 bellard
#define R_IA64_PLTOFF64I        0x3b        /* @pltoff(sym + add), mov imm64 */
894 0d330196 bellard
#define R_IA64_PLTOFF64MSB        0x3e        /* @pltoff(sym + add), data8 MSB */
895 0d330196 bellard
#define R_IA64_PLTOFF64LSB        0x3f        /* @pltoff(sym + add), data8 LSB */
896 0d330196 bellard
#define R_IA64_FPTR64I                0x43        /* @fptr(sym + add), mov imm64 */
897 0d330196 bellard
#define R_IA64_FPTR32MSB        0x44        /* @fptr(sym + add), data4 MSB */
898 0d330196 bellard
#define R_IA64_FPTR32LSB        0x45        /* @fptr(sym + add), data4 LSB */
899 0d330196 bellard
#define R_IA64_FPTR64MSB        0x46        /* @fptr(sym + add), data8 MSB */
900 0d330196 bellard
#define R_IA64_FPTR64LSB        0x47        /* @fptr(sym + add), data8 LSB */
901 0d330196 bellard
#define R_IA64_PCREL60B                0x48        /* @pcrel(sym + add), brl */
902 0d330196 bellard
#define R_IA64_PCREL21B                0x49        /* @pcrel(sym + add), ptb, call */
903 0d330196 bellard
#define R_IA64_PCREL21M                0x4a        /* @pcrel(sym + add), chk.s */
904 0d330196 bellard
#define R_IA64_PCREL21F                0x4b        /* @pcrel(sym + add), fchkf */
905 0d330196 bellard
#define R_IA64_PCREL32MSB        0x4c        /* @pcrel(sym + add), data4 MSB */
906 0d330196 bellard
#define R_IA64_PCREL32LSB        0x4d        /* @pcrel(sym + add), data4 LSB */
907 0d330196 bellard
#define R_IA64_PCREL64MSB        0x4e        /* @pcrel(sym + add), data8 MSB */
908 0d330196 bellard
#define R_IA64_PCREL64LSB        0x4f        /* @pcrel(sym + add), data8 LSB */
909 0d330196 bellard
#define R_IA64_LTOFF_FPTR22        0x52        /* @ltoff(@fptr(s+a)), imm22 */
910 0d330196 bellard
#define R_IA64_LTOFF_FPTR64I        0x53        /* @ltoff(@fptr(s+a)), imm64 */
911 0d330196 bellard
#define R_IA64_LTOFF_FPTR32MSB        0x54        /* @ltoff(@fptr(s+a)), data4 MSB */
912 0d330196 bellard
#define R_IA64_LTOFF_FPTR32LSB        0x55        /* @ltoff(@fptr(s+a)), data4 LSB */
913 0d330196 bellard
#define R_IA64_LTOFF_FPTR64MSB        0x56        /* @ltoff(@fptr(s+a)), data8 MSB */
914 0d330196 bellard
#define R_IA64_LTOFF_FPTR64LSB        0x57        /* @ltoff(@fptr(s+a)), data8 LSB */
915 0d330196 bellard
#define R_IA64_SEGREL32MSB        0x5c        /* @segrel(sym + add), data4 MSB */
916 0d330196 bellard
#define R_IA64_SEGREL32LSB        0x5d        /* @segrel(sym + add), data4 LSB */
917 0d330196 bellard
#define R_IA64_SEGREL64MSB        0x5e        /* @segrel(sym + add), data8 MSB */
918 0d330196 bellard
#define R_IA64_SEGREL64LSB        0x5f        /* @segrel(sym + add), data8 LSB */
919 0d330196 bellard
#define R_IA64_SECREL32MSB        0x64        /* @secrel(sym + add), data4 MSB */
920 0d330196 bellard
#define R_IA64_SECREL32LSB        0x65        /* @secrel(sym + add), data4 LSB */
921 0d330196 bellard
#define R_IA64_SECREL64MSB        0x66        /* @secrel(sym + add), data8 MSB */
922 0d330196 bellard
#define R_IA64_SECREL64LSB        0x67        /* @secrel(sym + add), data8 LSB */
923 0d330196 bellard
#define R_IA64_REL32MSB                0x6c        /* data 4 + REL */
924 0d330196 bellard
#define R_IA64_REL32LSB                0x6d        /* data 4 + REL */
925 0d330196 bellard
#define R_IA64_REL64MSB                0x6e        /* data 8 + REL */
926 0d330196 bellard
#define R_IA64_REL64LSB                0x6f        /* data 8 + REL */
927 0d330196 bellard
#define R_IA64_LTV32MSB                0x74        /* symbol + addend, data4 MSB */
928 0d330196 bellard
#define R_IA64_LTV32LSB                0x75        /* symbol + addend, data4 LSB */
929 0d330196 bellard
#define R_IA64_LTV64MSB                0x76        /* symbol + addend, data8 MSB */
930 0d330196 bellard
#define R_IA64_LTV64LSB                0x77        /* symbol + addend, data8 LSB */
931 0d330196 bellard
#define R_IA64_PCREL21BI        0x79        /* @pcrel(sym + add), 21bit inst */
932 0d330196 bellard
#define R_IA64_PCREL22                0x7a        /* @pcrel(sym + add), 22bit inst */
933 0d330196 bellard
#define R_IA64_PCREL64I                0x7b        /* @pcrel(sym + add), 64bit inst */
934 0d330196 bellard
#define R_IA64_IPLTMSB                0x80        /* dynamic reloc, imported PLT, MSB */
935 0d330196 bellard
#define R_IA64_IPLTLSB                0x81        /* dynamic reloc, imported PLT, LSB */
936 0d330196 bellard
#define R_IA64_COPY                0x84        /* copy relocation */
937 0d330196 bellard
#define R_IA64_SUB                0x85        /* Addend and symbol difference */
938 0d330196 bellard
#define R_IA64_LTOFF22X                0x86        /* LTOFF22, relaxable.  */
939 0d330196 bellard
#define R_IA64_LDXMOV                0x87        /* Use of LTOFF22X.  */
940 0d330196 bellard
#define R_IA64_TPREL14                0x91        /* @tprel(sym + add), imm14 */
941 0d330196 bellard
#define R_IA64_TPREL22                0x92        /* @tprel(sym + add), imm22 */
942 0d330196 bellard
#define R_IA64_TPREL64I                0x93        /* @tprel(sym + add), imm64 */
943 0d330196 bellard
#define R_IA64_TPREL64MSB        0x96        /* @tprel(sym + add), data8 MSB */
944 0d330196 bellard
#define R_IA64_TPREL64LSB        0x97        /* @tprel(sym + add), data8 LSB */
945 0d330196 bellard
#define R_IA64_LTOFF_TPREL22        0x9a        /* @ltoff(@tprel(s+a)), imm2 */
946 0d330196 bellard
#define R_IA64_DTPMOD64MSB        0xa6        /* @dtpmod(sym + add), data8 MSB */
947 0d330196 bellard
#define R_IA64_DTPMOD64LSB        0xa7        /* @dtpmod(sym + add), data8 LSB */
948 0d330196 bellard
#define R_IA64_LTOFF_DTPMOD22        0xaa        /* @ltoff(@dtpmod(sym + add)), imm22 */
949 0d330196 bellard
#define R_IA64_DTPREL14                0xb1        /* @dtprel(sym + add), imm14 */
950 0d330196 bellard
#define R_IA64_DTPREL22                0xb2        /* @dtprel(sym + add), imm22 */
951 0d330196 bellard
#define R_IA64_DTPREL64I        0xb3        /* @dtprel(sym + add), imm64 */
952 0d330196 bellard
#define R_IA64_DTPREL32MSB        0xb4        /* @dtprel(sym + add), data4 MSB */
953 0d330196 bellard
#define R_IA64_DTPREL32LSB        0xb5        /* @dtprel(sym + add), data4 LSB */
954 0d330196 bellard
#define R_IA64_DTPREL64MSB        0xb6        /* @dtprel(sym + add), data8 MSB */
955 0d330196 bellard
#define R_IA64_DTPREL64LSB        0xb7        /* @dtprel(sym + add), data8 LSB */
956 0d330196 bellard
#define R_IA64_LTOFF_DTPREL22        0xba        /* @ltoff(@dtprel(s+a)), imm22 */
957 88570520 bellard
958 31e31b8a bellard
typedef struct elf32_rel {
959 31e31b8a bellard
  Elf32_Addr        r_offset;
960 31e31b8a bellard
  Elf32_Word        r_info;
961 31e31b8a bellard
} Elf32_Rel;
962 31e31b8a bellard
963 31e31b8a bellard
typedef struct elf64_rel {
964 88570520 bellard
  Elf64_Addr r_offset;        /* Location at which to apply the action */
965 88570520 bellard
  Elf64_Xword r_info;        /* index and type of relocation */
966 31e31b8a bellard
} Elf64_Rel;
967 31e31b8a bellard
968 31e31b8a bellard
typedef struct elf32_rela{
969 31e31b8a bellard
  Elf32_Addr        r_offset;
970 31e31b8a bellard
  Elf32_Word        r_info;
971 31e31b8a bellard
  Elf32_Sword        r_addend;
972 31e31b8a bellard
} Elf32_Rela;
973 31e31b8a bellard
974 31e31b8a bellard
typedef struct elf64_rela {
975 88570520 bellard
  Elf64_Addr r_offset;        /* Location at which to apply the action */
976 88570520 bellard
  Elf64_Xword r_info;        /* index and type of relocation */
977 88570520 bellard
  Elf64_Sxword r_addend;        /* Constant addend used to compute value */
978 31e31b8a bellard
} Elf64_Rela;
979 31e31b8a bellard
980 31e31b8a bellard
typedef struct elf32_sym{
981 31e31b8a bellard
  Elf32_Word        st_name;
982 31e31b8a bellard
  Elf32_Addr        st_value;
983 31e31b8a bellard
  Elf32_Word        st_size;
984 31e31b8a bellard
  unsigned char        st_info;
985 31e31b8a bellard
  unsigned char        st_other;
986 31e31b8a bellard
  Elf32_Half        st_shndx;
987 31e31b8a bellard
} Elf32_Sym;
988 31e31b8a bellard
989 31e31b8a bellard
typedef struct elf64_sym {
990 88570520 bellard
  Elf64_Word st_name;                /* Symbol name, index in string tbl */
991 88570520 bellard
  unsigned char        st_info;        /* Type and binding attributes */
992 88570520 bellard
  unsigned char        st_other;        /* No defined meaning, 0 */
993 88570520 bellard
  Elf64_Half st_shndx;                /* Associated section index */
994 88570520 bellard
  Elf64_Addr st_value;                /* Value of the symbol */
995 88570520 bellard
  Elf64_Xword st_size;                /* Associated symbol size */
996 31e31b8a bellard
} Elf64_Sym;
997 31e31b8a bellard
998 31e31b8a bellard
999 31e31b8a bellard
#define EI_NIDENT        16
1000 31e31b8a bellard
1001 31e31b8a bellard
typedef struct elf32_hdr{
1002 31e31b8a bellard
  unsigned char        e_ident[EI_NIDENT];
1003 31e31b8a bellard
  Elf32_Half        e_type;
1004 31e31b8a bellard
  Elf32_Half        e_machine;
1005 31e31b8a bellard
  Elf32_Word        e_version;
1006 31e31b8a bellard
  Elf32_Addr        e_entry;  /* Entry point */
1007 31e31b8a bellard
  Elf32_Off        e_phoff;
1008 31e31b8a bellard
  Elf32_Off        e_shoff;
1009 31e31b8a bellard
  Elf32_Word        e_flags;
1010 31e31b8a bellard
  Elf32_Half        e_ehsize;
1011 31e31b8a bellard
  Elf32_Half        e_phentsize;
1012 31e31b8a bellard
  Elf32_Half        e_phnum;
1013 31e31b8a bellard
  Elf32_Half        e_shentsize;
1014 31e31b8a bellard
  Elf32_Half        e_shnum;
1015 31e31b8a bellard
  Elf32_Half        e_shstrndx;
1016 31e31b8a bellard
} Elf32_Ehdr;
1017 31e31b8a bellard
1018 31e31b8a bellard
typedef struct elf64_hdr {
1019 31e31b8a bellard
  unsigned char        e_ident[16];                /* ELF "magic number" */
1020 88570520 bellard
  Elf64_Half e_type;
1021 88570520 bellard
  Elf64_Half e_machine;
1022 88570520 bellard
  Elf64_Word e_version;
1023 88570520 bellard
  Elf64_Addr e_entry;                /* Entry point virtual address */
1024 88570520 bellard
  Elf64_Off e_phoff;                /* Program header table file offset */
1025 88570520 bellard
  Elf64_Off e_shoff;                /* Section header table file offset */
1026 88570520 bellard
  Elf64_Word e_flags;
1027 88570520 bellard
  Elf64_Half e_ehsize;
1028 88570520 bellard
  Elf64_Half e_phentsize;
1029 88570520 bellard
  Elf64_Half e_phnum;
1030 88570520 bellard
  Elf64_Half e_shentsize;
1031 88570520 bellard
  Elf64_Half e_shnum;
1032 88570520 bellard
  Elf64_Half e_shstrndx;
1033 31e31b8a bellard
} Elf64_Ehdr;
1034 31e31b8a bellard
1035 31e31b8a bellard
/* These constants define the permissions on sections in the program
1036 31e31b8a bellard
   header, p_flags. */
1037 31e31b8a bellard
#define PF_R                0x4
1038 31e31b8a bellard
#define PF_W                0x2
1039 31e31b8a bellard
#define PF_X                0x1
1040 31e31b8a bellard
1041 31e31b8a bellard
typedef struct elf32_phdr{
1042 31e31b8a bellard
  Elf32_Word        p_type;
1043 31e31b8a bellard
  Elf32_Off        p_offset;
1044 31e31b8a bellard
  Elf32_Addr        p_vaddr;
1045 31e31b8a bellard
  Elf32_Addr        p_paddr;
1046 31e31b8a bellard
  Elf32_Word        p_filesz;
1047 31e31b8a bellard
  Elf32_Word        p_memsz;
1048 31e31b8a bellard
  Elf32_Word        p_flags;
1049 31e31b8a bellard
  Elf32_Word        p_align;
1050 31e31b8a bellard
} Elf32_Phdr;
1051 31e31b8a bellard
1052 31e31b8a bellard
typedef struct elf64_phdr {
1053 88570520 bellard
  Elf64_Word p_type;
1054 88570520 bellard
  Elf64_Word p_flags;
1055 88570520 bellard
  Elf64_Off p_offset;                /* Segment file offset */
1056 88570520 bellard
  Elf64_Addr p_vaddr;                /* Segment virtual address */
1057 88570520 bellard
  Elf64_Addr p_paddr;                /* Segment physical address */
1058 88570520 bellard
  Elf64_Xword p_filesz;                /* Segment size in file */
1059 88570520 bellard
  Elf64_Xword p_memsz;                /* Segment size in memory */
1060 88570520 bellard
  Elf64_Xword p_align;                /* Segment alignment, file & memory */
1061 31e31b8a bellard
} Elf64_Phdr;
1062 31e31b8a bellard
1063 31e31b8a bellard
/* sh_type */
1064 31e31b8a bellard
#define SHT_NULL        0
1065 31e31b8a bellard
#define SHT_PROGBITS        1
1066 31e31b8a bellard
#define SHT_SYMTAB        2
1067 31e31b8a bellard
#define SHT_STRTAB        3
1068 31e31b8a bellard
#define SHT_RELA        4
1069 31e31b8a bellard
#define SHT_HASH        5
1070 31e31b8a bellard
#define SHT_DYNAMIC        6
1071 31e31b8a bellard
#define SHT_NOTE        7
1072 31e31b8a bellard
#define SHT_NOBITS        8
1073 31e31b8a bellard
#define SHT_REL                9
1074 31e31b8a bellard
#define SHT_SHLIB        10
1075 31e31b8a bellard
#define SHT_DYNSYM        11
1076 31e31b8a bellard
#define SHT_NUM                12
1077 31e31b8a bellard
#define SHT_LOPROC        0x70000000
1078 31e31b8a bellard
#define SHT_HIPROC        0x7fffffff
1079 31e31b8a bellard
#define SHT_LOUSER        0x80000000
1080 31e31b8a bellard
#define SHT_HIUSER        0xffffffff
1081 88570520 bellard
#define SHT_MIPS_LIST                0x70000000
1082 88570520 bellard
#define SHT_MIPS_CONFLICT        0x70000002
1083 88570520 bellard
#define SHT_MIPS_GPTAB                0x70000003
1084 88570520 bellard
#define SHT_MIPS_UCODE                0x70000004
1085 31e31b8a bellard
1086 31e31b8a bellard
/* sh_flags */
1087 31e31b8a bellard
#define SHF_WRITE        0x1
1088 31e31b8a bellard
#define SHF_ALLOC        0x2
1089 31e31b8a bellard
#define SHF_EXECINSTR        0x4
1090 31e31b8a bellard
#define SHF_MASKPROC        0xf0000000
1091 88570520 bellard
#define SHF_MIPS_GPREL        0x10000000
1092 31e31b8a bellard
1093 31e31b8a bellard
/* special section indexes */
1094 31e31b8a bellard
#define SHN_UNDEF        0
1095 31e31b8a bellard
#define SHN_LORESERVE        0xff00
1096 31e31b8a bellard
#define SHN_LOPROC        0xff00
1097 31e31b8a bellard
#define SHN_HIPROC        0xff1f
1098 31e31b8a bellard
#define SHN_ABS                0xfff1
1099 31e31b8a bellard
#define SHN_COMMON        0xfff2
1100 31e31b8a bellard
#define SHN_HIRESERVE        0xffff
1101 88570520 bellard
#define SHN_MIPS_ACCOMON        0xff00
1102 5fafdf24 ths
1103 88570520 bellard
typedef struct elf32_shdr {
1104 31e31b8a bellard
  Elf32_Word        sh_name;
1105 31e31b8a bellard
  Elf32_Word        sh_type;
1106 31e31b8a bellard
  Elf32_Word        sh_flags;
1107 31e31b8a bellard
  Elf32_Addr        sh_addr;
1108 31e31b8a bellard
  Elf32_Off        sh_offset;
1109 31e31b8a bellard
  Elf32_Word        sh_size;
1110 31e31b8a bellard
  Elf32_Word        sh_link;
1111 31e31b8a bellard
  Elf32_Word        sh_info;
1112 31e31b8a bellard
  Elf32_Word        sh_addralign;
1113 31e31b8a bellard
  Elf32_Word        sh_entsize;
1114 31e31b8a bellard
} Elf32_Shdr;
1115 31e31b8a bellard
1116 31e31b8a bellard
typedef struct elf64_shdr {
1117 88570520 bellard
  Elf64_Word sh_name;                /* Section name, index in string tbl */
1118 88570520 bellard
  Elf64_Word sh_type;                /* Type of section */
1119 88570520 bellard
  Elf64_Xword sh_flags;                /* Miscellaneous section attributes */
1120 88570520 bellard
  Elf64_Addr sh_addr;                /* Section virtual addr at execution */
1121 88570520 bellard
  Elf64_Off sh_offset;                /* Section file offset */
1122 88570520 bellard
  Elf64_Xword sh_size;                /* Size of section in bytes */
1123 88570520 bellard
  Elf64_Word sh_link;                /* Index of another section */
1124 88570520 bellard
  Elf64_Word sh_info;                /* Additional section information */
1125 88570520 bellard
  Elf64_Xword sh_addralign;        /* Section alignment */
1126 88570520 bellard
  Elf64_Xword sh_entsize;        /* Entry size if section holds table */
1127 31e31b8a bellard
} Elf64_Shdr;
1128 31e31b8a bellard
1129 31e31b8a bellard
#define        EI_MAG0                0                /* e_ident[] indexes */
1130 31e31b8a bellard
#define        EI_MAG1                1
1131 31e31b8a bellard
#define        EI_MAG2                2
1132 31e31b8a bellard
#define        EI_MAG3                3
1133 31e31b8a bellard
#define        EI_CLASS        4
1134 31e31b8a bellard
#define        EI_DATA                5
1135 31e31b8a bellard
#define        EI_VERSION        6
1136 edf8e2af Mika Westerberg
#define        EI_OSABI        7
1137 edf8e2af Mika Westerberg
#define        EI_PAD                8
1138 edf8e2af Mika Westerberg
1139 edf8e2af Mika Westerberg
#define ELFOSABI_NONE           0       /* UNIX System V ABI */
1140 edf8e2af Mika Westerberg
#define ELFOSABI_SYSV           0       /* Alias.  */
1141 edf8e2af Mika Westerberg
#define ELFOSABI_HPUX           1       /* HP-UX */
1142 edf8e2af Mika Westerberg
#define ELFOSABI_NETBSD         2       /* NetBSD.  */
1143 edf8e2af Mika Westerberg
#define ELFOSABI_LINUX          3       /* Linux.  */
1144 edf8e2af Mika Westerberg
#define ELFOSABI_SOLARIS        6       /* Sun Solaris.  */
1145 edf8e2af Mika Westerberg
#define ELFOSABI_AIX            7       /* IBM AIX.  */
1146 edf8e2af Mika Westerberg
#define ELFOSABI_IRIX           8       /* SGI Irix.  */
1147 edf8e2af Mika Westerberg
#define ELFOSABI_FREEBSD        9       /* FreeBSD.  */
1148 edf8e2af Mika Westerberg
#define ELFOSABI_TRU64          10      /* Compaq TRU64 UNIX.  */
1149 edf8e2af Mika Westerberg
#define ELFOSABI_MODESTO        11      /* Novell Modesto.  */
1150 edf8e2af Mika Westerberg
#define ELFOSABI_OPENBSD        12      /* OpenBSD.  */
1151 edf8e2af Mika Westerberg
#define ELFOSABI_ARM            97      /* ARM */
1152 edf8e2af Mika Westerberg
#define ELFOSABI_STANDALONE     255     /* Standalone (embedded) application */
1153 31e31b8a bellard
1154 31e31b8a bellard
#define        ELFMAG0                0x7f                /* EI_MAG */
1155 31e31b8a bellard
#define        ELFMAG1                'E'
1156 31e31b8a bellard
#define        ELFMAG2                'L'
1157 31e31b8a bellard
#define        ELFMAG3                'F'
1158 31e31b8a bellard
#define        ELFMAG                "\177ELF"
1159 31e31b8a bellard
#define        SELFMAG                4
1160 31e31b8a bellard
1161 31e31b8a bellard
#define        ELFCLASSNONE        0                /* EI_CLASS */
1162 31e31b8a bellard
#define        ELFCLASS32        1
1163 31e31b8a bellard
#define        ELFCLASS64        2
1164 31e31b8a bellard
#define        ELFCLASSNUM        3
1165 31e31b8a bellard
1166 31e31b8a bellard
#define ELFDATANONE        0                /* e_ident[EI_DATA] */
1167 31e31b8a bellard
#define ELFDATA2LSB        1
1168 31e31b8a bellard
#define ELFDATA2MSB        2
1169 31e31b8a bellard
1170 31e31b8a bellard
#define EV_NONE                0                /* e_version, EI_VERSION */
1171 31e31b8a bellard
#define EV_CURRENT        1
1172 31e31b8a bellard
#define EV_NUM                2
1173 31e31b8a bellard
1174 31e31b8a bellard
/* Notes used in ET_CORE */
1175 31e31b8a bellard
#define NT_PRSTATUS        1
1176 31e31b8a bellard
#define NT_PRFPREG        2
1177 31e31b8a bellard
#define NT_PRPSINFO        3
1178 31e31b8a bellard
#define NT_TASKSTRUCT        4
1179 edf8e2af Mika Westerberg
#define NT_AUXV                6
1180 88570520 bellard
#define NT_PRXFPREG     0x46e62b7f      /* copied from gdb5.1/include/elf/common.h */
1181 88570520 bellard
1182 31e31b8a bellard
1183 31e31b8a bellard
/* Note header in a PT_NOTE section */
1184 31e31b8a bellard
typedef struct elf32_note {
1185 31e31b8a bellard
  Elf32_Word        n_namesz;        /* Name size */
1186 31e31b8a bellard
  Elf32_Word        n_descsz;        /* Content size */
1187 31e31b8a bellard
  Elf32_Word        n_type;                /* Content type */
1188 31e31b8a bellard
} Elf32_Nhdr;
1189 31e31b8a bellard
1190 31e31b8a bellard
/* Note header in a PT_NOTE section */
1191 31e31b8a bellard
typedef struct elf64_note {
1192 88570520 bellard
  Elf64_Word n_namesz;        /* Name size */
1193 88570520 bellard
  Elf64_Word n_descsz;        /* Content size */
1194 88570520 bellard
  Elf64_Word n_type;        /* Content type */
1195 31e31b8a bellard
} Elf64_Nhdr;
1196 31e31b8a bellard
1197 1af02e83 Mike Frysinger
1198 1af02e83 Mike Frysinger
/* This data structure represents a PT_LOAD segment.  */
1199 1af02e83 Mike Frysinger
struct elf32_fdpic_loadseg {
1200 1af02e83 Mike Frysinger
  /* Core address to which the segment is mapped.  */
1201 1af02e83 Mike Frysinger
  Elf32_Addr addr;
1202 1af02e83 Mike Frysinger
  /* VMA recorded in the program header.  */
1203 1af02e83 Mike Frysinger
  Elf32_Addr p_vaddr;
1204 1af02e83 Mike Frysinger
  /* Size of this segment in memory.  */
1205 1af02e83 Mike Frysinger
  Elf32_Word p_memsz;
1206 1af02e83 Mike Frysinger
};
1207 1af02e83 Mike Frysinger
struct elf32_fdpic_loadmap {
1208 1af02e83 Mike Frysinger
  /* Protocol version number, must be zero.  */
1209 1af02e83 Mike Frysinger
  Elf32_Half version;
1210 1af02e83 Mike Frysinger
  /* Number of segments in this map.  */
1211 1af02e83 Mike Frysinger
  Elf32_Half nsegs;
1212 1af02e83 Mike Frysinger
  /* The actual memory map.  */
1213 1af02e83 Mike Frysinger
  struct elf32_fdpic_loadseg segs[/*nsegs*/];
1214 1af02e83 Mike Frysinger
};
1215 1af02e83 Mike Frysinger
1216 eb38c52c blueswir1
#ifdef ELF_CLASS
1217 31e31b8a bellard
#if ELF_CLASS == ELFCLASS32
1218 31e31b8a bellard
1219 31e31b8a bellard
#define elfhdr                elf32_hdr
1220 31e31b8a bellard
#define elf_phdr        elf32_phdr
1221 31e31b8a bellard
#define elf_note        elf32_note
1222 88570520 bellard
#define elf_shdr        elf32_shdr
1223 689f936f bellard
#define elf_sym                elf32_sym
1224 ed26abdb j_mayer
#define elf_addr_t        Elf32_Off
1225 88570520 bellard
1226 88570520 bellard
#ifdef ELF_USES_RELOCA
1227 88570520 bellard
# define ELF_RELOC      Elf32_Rela
1228 88570520 bellard
#else
1229 88570520 bellard
# define ELF_RELOC      Elf32_Rel
1230 88570520 bellard
#endif
1231 31e31b8a bellard
1232 31e31b8a bellard
#else
1233 31e31b8a bellard
1234 31e31b8a bellard
#define elfhdr                elf64_hdr
1235 31e31b8a bellard
#define elf_phdr        elf64_phdr
1236 31e31b8a bellard
#define elf_note        elf64_note
1237 88570520 bellard
#define elf_shdr        elf64_shdr
1238 689f936f bellard
#define elf_sym                elf64_sym
1239 ed26abdb j_mayer
#define elf_addr_t        Elf64_Off
1240 88570520 bellard
1241 88570520 bellard
#ifdef ELF_USES_RELOCA
1242 88570520 bellard
# define ELF_RELOC      Elf64_Rela
1243 88570520 bellard
#else
1244 88570520 bellard
# define ELF_RELOC      Elf64_Rel
1245 88570520 bellard
#endif
1246 88570520 bellard
1247 88570520 bellard
#endif /* ELF_CLASS */
1248 31e31b8a bellard
1249 88570520 bellard
#ifndef ElfW
1250 88570520 bellard
# if ELF_CLASS == ELFCLASS32
1251 88570520 bellard
#  define ElfW(x)  Elf32_ ## x
1252 88570520 bellard
#  define ELFW(x)  ELF32_ ## x
1253 88570520 bellard
# else
1254 88570520 bellard
#  define ElfW(x)  Elf64_ ## x
1255 88570520 bellard
#  define ELFW(x)  ELF64_ ## x
1256 88570520 bellard
# endif
1257 31e31b8a bellard
#endif
1258 31e31b8a bellard
1259 eb38c52c blueswir1
#endif /* ELF_CLASS */
1260 eb38c52c blueswir1
1261 31e31b8a bellard
1262 689f936f bellard
#endif /* _QEMU_ELF_H */