Statistics
| Branch: | Revision:

root / hw / sb16.c @ dff38e7b

History | View | Annotate | Download (16.5 kB)

1 27503323 bellard
/*
2 27503323 bellard
 * QEMU Soundblaster 16 emulation
3 27503323 bellard
 * 
4 27503323 bellard
 * Copyright (c) 2003 Vassili Karpov (malc)
5 27503323 bellard
 * 
6 27503323 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 27503323 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 27503323 bellard
 * in the Software without restriction, including without limitation the rights
9 27503323 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 27503323 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 27503323 bellard
 * furnished to do so, subject to the following conditions:
12 27503323 bellard
 *
13 27503323 bellard
 * The above copyright notice and this permission notice shall be included in
14 27503323 bellard
 * all copies or substantial portions of the Software.
15 27503323 bellard
 *
16 27503323 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 27503323 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 27503323 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 27503323 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 27503323 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 27503323 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 27503323 bellard
 * THE SOFTWARE.
23 27503323 bellard
 */
24 27503323 bellard
#include <stdio.h>
25 27503323 bellard
#include <stdlib.h>
26 27503323 bellard
#include <inttypes.h>
27 27503323 bellard
28 f9e92e97 bellard
#include "cpu.h"
29 27503323 bellard
#include "vl.h"
30 27503323 bellard
31 27503323 bellard
#define MIN(a, b) ((a)>(b)?(b):(a))
32 27503323 bellard
#define LENOFA(a) ((int) (sizeof(a)/sizeof(a[0])))
33 27503323 bellard
34 27503323 bellard
#define DEREF(x) (void)x
35 27503323 bellard
#define log(...) fprintf (stderr, "sb16: " __VA_ARGS__)
36 27503323 bellard
37 bc0b1dc1 bellard
/* #define DEBUG_SB16 */
38 27503323 bellard
#ifdef DEBUG_SB16
39 27503323 bellard
#define lwarn(...) fprintf (stderr, "sb16: " __VA_ARGS__)
40 27503323 bellard
#define linfo(...) fprintf (stderr, "sb16: " __VA_ARGS__)
41 27503323 bellard
#define ldebug(...) fprintf (stderr, "sb16: " __VA_ARGS__)
42 27503323 bellard
#else
43 27503323 bellard
#define lwarn(...)
44 27503323 bellard
#define linfo(...)
45 27503323 bellard
#define ldebug(...)
46 27503323 bellard
#endif
47 27503323 bellard
48 27503323 bellard
#define IO_READ_PROTO(name) \
49 7d977de7 bellard
    uint32_t name (void *opaque, uint32_t nport)
50 27503323 bellard
#define IO_WRITE_PROTO(name) \
51 7d977de7 bellard
    void name (void *opaque, uint32_t nport, uint32_t val)
52 27503323 bellard
53 27503323 bellard
static struct {
54 27503323 bellard
    int ver_lo;
55 27503323 bellard
    int ver_hi;
56 27503323 bellard
    int irq;
57 27503323 bellard
    int dma;
58 27503323 bellard
    int hdma;
59 27503323 bellard
    int port;
60 27503323 bellard
    int mix_block;
61 bc0b1dc1 bellard
} sb = {5, 4, 5, 1, 5, 0x220, -1};
62 27503323 bellard
63 27503323 bellard
static int mix_block, noirq;
64 27503323 bellard
65 5e2a6443 bellard
typedef struct SB16State {
66 27503323 bellard
    int in_index;
67 27503323 bellard
    int out_data_len;
68 27503323 bellard
    int fmt_stereo;
69 27503323 bellard
    int fmt_signed;
70 27503323 bellard
    int fmt_bits;
71 27503323 bellard
    int dma_auto;
72 27503323 bellard
    int dma_buffer_size;
73 27503323 bellard
    int fifo;
74 27503323 bellard
    int freq;
75 27503323 bellard
    int time_const;
76 27503323 bellard
    int speaker;
77 27503323 bellard
    int needed_bytes;
78 27503323 bellard
    int cmd;
79 27503323 bellard
    int dma_pos;
80 27503323 bellard
    int use_hdma;
81 27503323 bellard
82 27503323 bellard
    int v2x6;
83 27503323 bellard
84 27503323 bellard
    uint8_t in_data[10];
85 27503323 bellard
    uint8_t out_data[10];
86 27503323 bellard
87 27503323 bellard
    int left_till_irq;
88 27503323 bellard
89 5e2a6443 bellard
    /* mixer state */
90 5e2a6443 bellard
    int mixer_nreg;
91 5e2a6443 bellard
    uint8_t mixer_regs[0x83];
92 5e2a6443 bellard
} SB16State;
93 27503323 bellard
94 5e2a6443 bellard
/* XXX: suppress that and use a context */
95 5e2a6443 bellard
static struct SB16State dsp;
96 27503323 bellard
97 5e2a6443 bellard
static void log_dsp (SB16State *dsp)
98 5e2a6443 bellard
{
99 27503323 bellard
    linfo ("%c:%c:%d:%c:dmabuf=%d:pos=%d:freq=%d:timeconst=%d:speaker=%d\n",
100 5e2a6443 bellard
           dsp->fmt_stereo ? 'S' : 'M',
101 5e2a6443 bellard
           dsp->fmt_signed ? 'S' : 'U',
102 5e2a6443 bellard
           dsp->fmt_bits,
103 5e2a6443 bellard
           dsp->dma_auto ? 'a' : 's',
104 5e2a6443 bellard
           dsp->dma_buffer_size,
105 5e2a6443 bellard
           dsp->dma_pos,
106 5e2a6443 bellard
           dsp->freq,
107 5e2a6443 bellard
           dsp->time_const,
108 5e2a6443 bellard
           dsp->speaker);
109 27503323 bellard
}
110 27503323 bellard
111 27503323 bellard
static void control (int hold)
112 27503323 bellard
{
113 27503323 bellard
    linfo ("%d high %d\n", hold, dsp.use_hdma);
114 27503323 bellard
    if (hold) {
115 27503323 bellard
        if (dsp.use_hdma)
116 27503323 bellard
            DMA_hold_DREQ (sb.hdma);
117 27503323 bellard
        else
118 27503323 bellard
            DMA_hold_DREQ (sb.dma);
119 27503323 bellard
    }
120 27503323 bellard
    else {
121 27503323 bellard
        if (dsp.use_hdma)
122 27503323 bellard
            DMA_release_DREQ (sb.hdma);
123 27503323 bellard
        else
124 27503323 bellard
            DMA_release_DREQ (sb.dma);
125 27503323 bellard
    }
126 27503323 bellard
}
127 27503323 bellard
128 27503323 bellard
static void dma_cmd (uint8_t cmd, uint8_t d0, int dma_len)
129 27503323 bellard
{
130 27503323 bellard
    int bps;
131 27503323 bellard
    audfmt_e fmt;
132 27503323 bellard
133 27503323 bellard
    dsp.use_hdma = cmd < 0xc0;
134 27503323 bellard
    dsp.fifo = (cmd >> 1) & 1;
135 27503323 bellard
    dsp.dma_auto = (cmd >> 2) & 1;
136 27503323 bellard
137 27503323 bellard
    switch (cmd >> 4) {
138 27503323 bellard
    case 11:
139 27503323 bellard
        dsp.fmt_bits = 16;
140 27503323 bellard
        break;
141 27503323 bellard
142 27503323 bellard
    case 12:
143 27503323 bellard
        dsp.fmt_bits = 8;
144 27503323 bellard
        break;
145 27503323 bellard
    }
146 27503323 bellard
147 27503323 bellard
    dsp.fmt_signed = (d0 >> 4) & 1;
148 27503323 bellard
    dsp.fmt_stereo = (d0 >> 5) & 1;
149 27503323 bellard
150 27503323 bellard
    if (-1 != dsp.time_const) {
151 27503323 bellard
        int tmp;
152 27503323 bellard
153 27503323 bellard
        tmp = 256 - dsp.time_const;
154 27503323 bellard
        dsp.freq = (1000000 + (tmp / 2)) / tmp;
155 27503323 bellard
    }
156 27503323 bellard
    bps = 1 << (16 == dsp.fmt_bits);
157 27503323 bellard
158 27503323 bellard
    if (-1 != dma_len)
159 27503323 bellard
        dsp.dma_buffer_size = (dma_len + 1) * bps;
160 27503323 bellard
161 27503323 bellard
    linfo ("frequency %d, stereo %d, signed %d, bits %d, size %d, auto %d\n",
162 27503323 bellard
           dsp.freq, dsp.fmt_stereo, dsp.fmt_signed, dsp.fmt_bits,
163 27503323 bellard
           dsp.dma_buffer_size, dsp.dma_auto);
164 27503323 bellard
165 27503323 bellard
    if (16 == dsp.fmt_bits) {
166 27503323 bellard
        if (dsp.fmt_signed) {
167 27503323 bellard
            fmt = AUD_FMT_S16;
168 27503323 bellard
        }
169 27503323 bellard
        else {
170 27503323 bellard
            fmt = AUD_FMT_U16;
171 27503323 bellard
        }
172 27503323 bellard
    }
173 27503323 bellard
    else {
174 27503323 bellard
        if (dsp.fmt_signed) {
175 27503323 bellard
            fmt = AUD_FMT_S8;
176 27503323 bellard
        }
177 27503323 bellard
        else {
178 27503323 bellard
            fmt = AUD_FMT_U8;
179 27503323 bellard
        }
180 27503323 bellard
    }
181 27503323 bellard
182 27503323 bellard
    dsp.dma_pos = 0;
183 27503323 bellard
    dsp.left_till_irq = dsp.dma_buffer_size;
184 27503323 bellard
185 27503323 bellard
    if (sb.mix_block) {
186 27503323 bellard
        mix_block = sb.mix_block;
187 27503323 bellard
    }
188 27503323 bellard
    else {
189 27503323 bellard
        int align;
190 27503323 bellard
191 27503323 bellard
        align = bps << dsp.fmt_stereo;
192 27503323 bellard
        mix_block = ((dsp.freq * align) / 100) & ~(align - 1);
193 27503323 bellard
    }
194 27503323 bellard
195 27503323 bellard
    AUD_reset (dsp.freq, 1 << dsp.fmt_stereo, fmt);
196 27503323 bellard
    control (1);
197 27503323 bellard
    dsp.speaker = 1;
198 27503323 bellard
}
199 27503323 bellard
200 5e2a6443 bellard
static void command (SB16State *dsp, uint8_t cmd)
201 27503323 bellard
{
202 27503323 bellard
    linfo ("%#x\n", cmd);
203 27503323 bellard
204 27503323 bellard
    if (cmd > 0xaf && cmd < 0xd0) {
205 27503323 bellard
        if (cmd & 8)
206 27503323 bellard
            goto error;
207 27503323 bellard
208 27503323 bellard
        switch (cmd >> 4) {
209 27503323 bellard
        case 11:
210 27503323 bellard
        case 12:
211 27503323 bellard
            break;
212 27503323 bellard
        default:
213 5e2a6443 bellard
            log("%#x wrong bits", cmd);
214 27503323 bellard
            goto error;
215 27503323 bellard
        }
216 5e2a6443 bellard
        dsp->needed_bytes = 3;
217 27503323 bellard
    }
218 27503323 bellard
    else {
219 27503323 bellard
        switch (cmd) {
220 bc0b1dc1 bellard
        case 0x00:
221 bc0b1dc1 bellard
        case 0x03:
222 bc0b1dc1 bellard
        case 0xe7:
223 bc0b1dc1 bellard
            /* IMS uses those when probing for sound devices */
224 bc0b1dc1 bellard
            return;
225 bc0b1dc1 bellard
226 27503323 bellard
        case 0x10:
227 5e2a6443 bellard
            dsp->needed_bytes = 1;
228 27503323 bellard
            break;
229 27503323 bellard
230 27503323 bellard
        case 0x14:
231 5e2a6443 bellard
            dsp->needed_bytes = 2;
232 5e2a6443 bellard
            dsp->dma_buffer_size = 0;
233 27503323 bellard
            break;
234 27503323 bellard
235 27503323 bellard
        case 0x20:
236 5e2a6443 bellard
            dsp->out_data[dsp->out_data_len++] = 0xff;
237 27503323 bellard
            break;
238 27503323 bellard
239 27503323 bellard
        case 0x35:
240 27503323 bellard
            lwarn ("MIDI commands not implemented\n");
241 27503323 bellard
            break;
242 27503323 bellard
243 27503323 bellard
        case 0x40:
244 5e2a6443 bellard
            dsp->freq = -1;
245 5e2a6443 bellard
            dsp->time_const = -1;
246 5e2a6443 bellard
            dsp->needed_bytes = 1;
247 27503323 bellard
            break;
248 27503323 bellard
249 27503323 bellard
        case 0x41:
250 27503323 bellard
        case 0x42:
251 5e2a6443 bellard
            dsp->freq = -1;
252 5e2a6443 bellard
            dsp->time_const = -1;
253 5e2a6443 bellard
            dsp->needed_bytes = 2;
254 27503323 bellard
            break;
255 27503323 bellard
256 27503323 bellard
        case 0x47:                /* Continue Auto-Initialize DMA 16bit */
257 27503323 bellard
            break;
258 27503323 bellard
259 27503323 bellard
        case 0x48:
260 5e2a6443 bellard
            dsp->needed_bytes = 2;
261 27503323 bellard
            break;
262 27503323 bellard
263 27503323 bellard
        case 0x27:                /* ????????? */
264 27503323 bellard
        case 0x4e:
265 27503323 bellard
            return;
266 27503323 bellard
267 27503323 bellard
        case 0x80:
268 5e2a6443 bellard
            cmd = -1;
269 27503323 bellard
            break;
270 27503323 bellard
271 27503323 bellard
        case 0x90:
272 27503323 bellard
        case 0x91:
273 27503323 bellard
            {
274 27503323 bellard
                uint8_t d0;
275 27503323 bellard
276 27503323 bellard
                d0 = 4;
277 5e2a6443 bellard
                if (dsp->fmt_signed) d0 |= 16;
278 5e2a6443 bellard
                if (dsp->fmt_stereo) d0 |= 32;
279 27503323 bellard
                dma_cmd (cmd == 0x90 ? 0xc4 : 0xc0, d0, -1);
280 5e2a6443 bellard
                cmd = -1;
281 27503323 bellard
                break;
282 27503323 bellard
            }
283 27503323 bellard
284 27503323 bellard
        case 0xd0:                /* XXX */
285 27503323 bellard
            control (0);
286 27503323 bellard
            return;
287 27503323 bellard
288 27503323 bellard
        case 0xd1:
289 5e2a6443 bellard
            dsp->speaker = 1;
290 27503323 bellard
            break;
291 27503323 bellard
292 27503323 bellard
        case 0xd3:
293 5e2a6443 bellard
            dsp->speaker = 0;
294 27503323 bellard
            return;
295 27503323 bellard
296 27503323 bellard
        case 0xd4:
297 27503323 bellard
            control (1);
298 27503323 bellard
            break;
299 27503323 bellard
300 27503323 bellard
        case 0xd5:
301 27503323 bellard
            control (0);
302 27503323 bellard
            break;
303 27503323 bellard
304 27503323 bellard
        case 0xd6:
305 27503323 bellard
            control (1);
306 27503323 bellard
            break;
307 27503323 bellard
308 27503323 bellard
        case 0xd9:
309 27503323 bellard
            control (0);
310 5e2a6443 bellard
            dsp->dma_auto = 0;
311 27503323 bellard
            return;
312 27503323 bellard
313 27503323 bellard
        case 0xda:
314 27503323 bellard
            control (0);
315 5e2a6443 bellard
            dsp->dma_auto = 0;
316 27503323 bellard
            break;
317 27503323 bellard
318 27503323 bellard
        case 0xe0:
319 5e2a6443 bellard
            dsp->needed_bytes = 1;
320 27503323 bellard
            break;
321 27503323 bellard
322 27503323 bellard
        case 0xe1:
323 5e2a6443 bellard
            dsp->out_data[dsp->out_data_len++] = sb.ver_lo;
324 5e2a6443 bellard
            dsp->out_data[dsp->out_data_len++] = sb.ver_hi;
325 27503323 bellard
            return;
326 27503323 bellard
327 27503323 bellard
        case 0xf2:
328 5e2a6443 bellard
            dsp->out_data[dsp->out_data_len++] = 0xaa;
329 5e2a6443 bellard
            dsp->mixer_regs[0x82] |= dsp->mixer_regs[0x80];
330 27503323 bellard
            pic_set_irq (sb.irq, 1);
331 27503323 bellard
            return;
332 27503323 bellard
333 27503323 bellard
        default:
334 5e2a6443 bellard
            log("%#x is unknown", cmd);
335 27503323 bellard
            goto error;
336 27503323 bellard
        }
337 27503323 bellard
    }
338 5e2a6443 bellard
    dsp->cmd = cmd;
339 27503323 bellard
    return;
340 27503323 bellard
341 27503323 bellard
 error:
342 27503323 bellard
    return;
343 27503323 bellard
}
344 27503323 bellard
345 5e2a6443 bellard
static void complete (SB16State *dsp)
346 27503323 bellard
{
347 27503323 bellard
    linfo ("complete command %#x, in_index %d, needed_bytes %d\n",
348 5e2a6443 bellard
           dsp->cmd, dsp->in_index, dsp->needed_bytes);
349 27503323 bellard
350 5e2a6443 bellard
    if (dsp->cmd > 0xaf && dsp->cmd < 0xd0) {
351 27503323 bellard
        int d0, d1, d2;
352 27503323 bellard
353 5e2a6443 bellard
        d0 = dsp->in_data[0];
354 5e2a6443 bellard
        d1 = dsp->in_data[1];
355 5e2a6443 bellard
        d2 = dsp->in_data[2];
356 27503323 bellard
357 27503323 bellard
        ldebug ("d0 = %d, d1 = %d, d2 = %d\n",
358 27503323 bellard
                d0, d1, d2);
359 5e2a6443 bellard
        dma_cmd (dsp->cmd, d0, d1 + (d2 << 8));
360 27503323 bellard
    }
361 27503323 bellard
    else {
362 5e2a6443 bellard
        switch (dsp->cmd) {
363 27503323 bellard
364 27503323 bellard
        case 0x10:
365 27503323 bellard
            break;
366 27503323 bellard
367 27503323 bellard
        case 0x14:
368 27503323 bellard
            {
369 27503323 bellard
                int d0, d1;
370 27503323 bellard
                int save_left;
371 27503323 bellard
                int save_pos;
372 27503323 bellard
373 5e2a6443 bellard
                d0 = dsp->in_data[0];
374 5e2a6443 bellard
                d1 = dsp->in_data[1];
375 27503323 bellard
376 5e2a6443 bellard
                save_left = dsp->left_till_irq;
377 5e2a6443 bellard
                save_pos = dsp->dma_pos;
378 27503323 bellard
                dma_cmd (0xc0, 0, d0 + (d1 << 8));
379 5e2a6443 bellard
                dsp->left_till_irq = save_left;
380 5e2a6443 bellard
                dsp->dma_pos = save_pos;
381 27503323 bellard
382 27503323 bellard
                linfo ("set buffer size data[%d, %d] %d pos %d\n",
383 5e2a6443 bellard
                       d0, d1, dsp->dma_buffer_size, dsp->dma_pos);
384 27503323 bellard
                break;
385 27503323 bellard
            }
386 27503323 bellard
387 27503323 bellard
        case 0x40:
388 5e2a6443 bellard
            dsp->time_const = dsp->in_data[0];
389 5e2a6443 bellard
            linfo ("set time const %d\n", dsp->time_const);
390 27503323 bellard
            break;
391 27503323 bellard
392 27503323 bellard
        case 0x41:
393 27503323 bellard
        case 0x42:
394 5e2a6443 bellard
            dsp->freq = dsp->in_data[1] + (dsp->in_data[0] << 8);
395 27503323 bellard
            linfo ("set freq %#x, %#x = %d\n",
396 5e2a6443 bellard
                   dsp->in_data[1], dsp->in_data[0], dsp->freq);
397 27503323 bellard
            break;
398 27503323 bellard
399 27503323 bellard
        case 0x48:
400 5e2a6443 bellard
            dsp->dma_buffer_size = dsp->in_data[1] + (dsp->in_data[0] << 8);
401 27503323 bellard
            linfo ("set dma len %#x, %#x = %d\n",
402 5e2a6443 bellard
                   dsp->in_data[1], dsp->in_data[0], dsp->dma_buffer_size);
403 27503323 bellard
            break;
404 27503323 bellard
405 27503323 bellard
        case 0xe0:
406 5e2a6443 bellard
            dsp->out_data_len = 1;
407 5e2a6443 bellard
            linfo ("data = %#x\n", dsp->in_data[0]);
408 5e2a6443 bellard
            dsp->out_data[0] = dsp->in_data[0] ^ 0xff;
409 27503323 bellard
            break;
410 27503323 bellard
411 27503323 bellard
        default:
412 5e2a6443 bellard
            log ("unrecognized command %#x", dsp->cmd);
413 5e2a6443 bellard
            return;
414 27503323 bellard
        }
415 27503323 bellard
    }
416 27503323 bellard
417 5e2a6443 bellard
    dsp->cmd = -1;
418 27503323 bellard
    return;
419 27503323 bellard
}
420 27503323 bellard
421 27503323 bellard
static IO_WRITE_PROTO (dsp_write)
422 27503323 bellard
{
423 5e2a6443 bellard
    SB16State *dsp = opaque;
424 27503323 bellard
    int iport;
425 27503323 bellard
426 27503323 bellard
    iport = nport - sb.port;
427 27503323 bellard
428 27503323 bellard
    switch (iport) {
429 27503323 bellard
    case 0x6:
430 27503323 bellard
        if (0 == val)
431 5e2a6443 bellard
            dsp->v2x6 = 0;
432 5e2a6443 bellard
        else if ((1 == val) && (0 == dsp->v2x6)) {
433 5e2a6443 bellard
            dsp->v2x6 = 1;
434 5e2a6443 bellard
            dsp->out_data[dsp->out_data_len++] = 0xaa;
435 27503323 bellard
        }
436 27503323 bellard
        else
437 5e2a6443 bellard
            dsp->v2x6 = ~0;
438 27503323 bellard
        break;
439 27503323 bellard
440 27503323 bellard
    case 0xc:                   /* write data or command | write status */
441 5e2a6443 bellard
        if (0 == dsp->needed_bytes) {
442 5e2a6443 bellard
            command (dsp, val);
443 5e2a6443 bellard
            if (0 == dsp->needed_bytes) {
444 5e2a6443 bellard
                log_dsp (dsp);
445 27503323 bellard
            }
446 27503323 bellard
        }
447 27503323 bellard
        else {
448 5e2a6443 bellard
            dsp->in_data[dsp->in_index++] = val;
449 5e2a6443 bellard
            if (dsp->in_index == dsp->needed_bytes) {
450 5e2a6443 bellard
                dsp->needed_bytes = 0;
451 5e2a6443 bellard
                dsp->in_index = 0;
452 5e2a6443 bellard
                complete (dsp);
453 5e2a6443 bellard
                log_dsp (dsp);
454 27503323 bellard
            }
455 27503323 bellard
        }
456 27503323 bellard
        break;
457 27503323 bellard
458 27503323 bellard
    default:
459 5e2a6443 bellard
        log ("(nport=%#x, val=%#x)", nport, val);
460 5e2a6443 bellard
        break;
461 27503323 bellard
    }
462 27503323 bellard
}
463 27503323 bellard
464 27503323 bellard
static IO_READ_PROTO (dsp_read)
465 27503323 bellard
{
466 5e2a6443 bellard
    SB16State *dsp = opaque;
467 27503323 bellard
    int iport, retval;
468 27503323 bellard
469 27503323 bellard
    iport = nport - sb.port;
470 27503323 bellard
471 27503323 bellard
    switch (iport) {
472 27503323 bellard
473 27503323 bellard
    case 0x6:                   /* reset */
474 27503323 bellard
        return 0;
475 27503323 bellard
476 27503323 bellard
    case 0xa:                   /* read data */
477 5e2a6443 bellard
        if (dsp->out_data_len) {
478 5e2a6443 bellard
            retval = dsp->out_data[--dsp->out_data_len];
479 5e2a6443 bellard
        } else {
480 5e2a6443 bellard
            log("empty output buffer\n");
481 27503323 bellard
            goto error;
482 27503323 bellard
        }
483 27503323 bellard
        break;
484 27503323 bellard
485 27503323 bellard
    case 0xc:                   /* 0 can write */
486 27503323 bellard
        retval = 0;
487 27503323 bellard
        break;
488 27503323 bellard
489 27503323 bellard
    case 0xd:                   /* timer interrupt clear */
490 5e2a6443 bellard
        log("timer interrupt clear\n");
491 27503323 bellard
        goto error;
492 27503323 bellard
493 27503323 bellard
    case 0xe:                   /* data available status | irq 8 ack */
494 bc0b1dc1 bellard
        /* XXX drop pic irq line here? */
495 bc0b1dc1 bellard
        ldebug ("8 ack\n");
496 5e2a6443 bellard
        retval = (0 == dsp->out_data_len) ? 0 : 0x80;
497 5e2a6443 bellard
        dsp->mixer_regs[0x82] &= ~dsp->mixer_regs[0x80];
498 bc0b1dc1 bellard
        pic_set_irq (sb.irq, 0);
499 27503323 bellard
        break;
500 27503323 bellard
501 27503323 bellard
    case 0xf:                   /* irq 16 ack */
502 bc0b1dc1 bellard
        /* XXX drop pic irq line here? */
503 27503323 bellard
        ldebug ("16 ack\n");
504 bc0b1dc1 bellard
        retval = 0xff;
505 5e2a6443 bellard
        dsp->mixer_regs[0x82] &= ~dsp->mixer_regs[0x80];
506 bc0b1dc1 bellard
        pic_set_irq (sb.irq, 0);
507 27503323 bellard
        break;
508 27503323 bellard
509 27503323 bellard
    default:
510 27503323 bellard
        goto error;
511 27503323 bellard
    }
512 27503323 bellard
513 27503323 bellard
    if ((0xc != iport) && (0xe != iport)) {
514 bc0b1dc1 bellard
        ldebug ("nport=%#x iport %#x = %#x\n",
515 bc0b1dc1 bellard
                nport, iport, retval);
516 27503323 bellard
    }
517 27503323 bellard
518 27503323 bellard
    return retval;
519 27503323 bellard
520 27503323 bellard
 error:
521 5e2a6443 bellard
    return 0;
522 27503323 bellard
}
523 27503323 bellard
524 27503323 bellard
static IO_WRITE_PROTO(mixer_write_indexb)
525 27503323 bellard
{
526 5e2a6443 bellard
    SB16State *dsp = opaque;
527 5e2a6443 bellard
    dsp->mixer_nreg = val & 0xff;
528 27503323 bellard
}
529 27503323 bellard
530 27503323 bellard
static IO_WRITE_PROTO(mixer_write_datab)
531 27503323 bellard
{
532 5e2a6443 bellard
    SB16State *dsp = opaque;
533 5e2a6443 bellard
    dsp->mixer_regs[dsp->mixer_nreg] = val;
534 27503323 bellard
}
535 27503323 bellard
536 27503323 bellard
static IO_WRITE_PROTO(mixer_write_indexw)
537 27503323 bellard
{
538 7d977de7 bellard
    mixer_write_indexb (opaque, nport, val & 0xff);
539 7d977de7 bellard
    mixer_write_datab (opaque, nport, (val >> 8) & 0xff);
540 27503323 bellard
}
541 27503323 bellard
542 27503323 bellard
static IO_READ_PROTO(mixer_read)
543 27503323 bellard
{
544 5e2a6443 bellard
    SB16State *dsp = opaque;
545 5e2a6443 bellard
    return dsp->mixer_regs[dsp->mixer_nreg];
546 27503323 bellard
}
547 27503323 bellard
548 27503323 bellard
void SB16_run (void)
549 27503323 bellard
{
550 27503323 bellard
    if (0 == dsp.speaker)
551 27503323 bellard
        return;
552 27503323 bellard
553 27503323 bellard
    AUD_run ();
554 27503323 bellard
}
555 27503323 bellard
556 27503323 bellard
static int write_audio (uint32_t addr, int len, int size)
557 27503323 bellard
{
558 27503323 bellard
    int temp, net;
559 f9e92e97 bellard
    uint8_t tmpbuf[4096];
560 27503323 bellard
561 27503323 bellard
    temp = size;
562 27503323 bellard
563 27503323 bellard
    net = 0;
564 27503323 bellard
565 27503323 bellard
    while (temp) {
566 27503323 bellard
        int left_till_end;
567 27503323 bellard
        int to_copy;
568 27503323 bellard
        int copied;
569 27503323 bellard
570 27503323 bellard
        left_till_end = len - dsp.dma_pos;
571 27503323 bellard
572 27503323 bellard
        to_copy = MIN (temp, left_till_end);
573 f9e92e97 bellard
        if (to_copy > sizeof(tmpbuf))
574 f9e92e97 bellard
            to_copy = sizeof(tmpbuf);
575 f9e92e97 bellard
        cpu_physical_memory_read(addr + dsp.dma_pos, tmpbuf, to_copy);
576 f9e92e97 bellard
        copied = AUD_write (tmpbuf, to_copy);
577 27503323 bellard
578 27503323 bellard
        temp -= copied;
579 27503323 bellard
        dsp.dma_pos += copied;
580 27503323 bellard
581 27503323 bellard
        if (dsp.dma_pos == len) {
582 27503323 bellard
            dsp.dma_pos = 0;
583 27503323 bellard
        }
584 27503323 bellard
585 27503323 bellard
        net += copied;
586 27503323 bellard
587 27503323 bellard
        if (copied != to_copy)
588 27503323 bellard
            return net;
589 27503323 bellard
    }
590 27503323 bellard
591 27503323 bellard
    return net;
592 27503323 bellard
}
593 27503323 bellard
594 f9e92e97 bellard
static int SB_read_DMA (void *opaque, target_ulong addr, int size)
595 27503323 bellard
{
596 5e2a6443 bellard
    SB16State *dsp = opaque;
597 27503323 bellard
    int free, till, copy, written;
598 27503323 bellard
599 5e2a6443 bellard
    if (0 == dsp->speaker)
600 27503323 bellard
        return 0;
601 27503323 bellard
602 5e2a6443 bellard
    if (dsp->left_till_irq < 0) {
603 5e2a6443 bellard
        dsp->left_till_irq += dsp->dma_buffer_size;
604 5e2a6443 bellard
        return dsp->dma_pos;
605 27503323 bellard
    }
606 27503323 bellard
607 27503323 bellard
    free = AUD_get_free ();
608 27503323 bellard
609 27503323 bellard
    if ((free <= 0) || (0 == size)) {
610 5e2a6443 bellard
        return dsp->dma_pos;
611 27503323 bellard
    }
612 27503323 bellard
613 27503323 bellard
    if (mix_block > 0) {
614 27503323 bellard
        copy = MIN (free, mix_block);
615 27503323 bellard
    }
616 27503323 bellard
    else {
617 27503323 bellard
        copy = free;
618 27503323 bellard
    }
619 27503323 bellard
620 5e2a6443 bellard
    till = dsp->left_till_irq;
621 27503323 bellard
622 27503323 bellard
    ldebug ("addr:%#010x free:%d till:%d size:%d\n",
623 27503323 bellard
            addr, free, till, size);
624 27503323 bellard
    if (till <= copy) {
625 5e2a6443 bellard
        if (0 == dsp->dma_auto) {
626 27503323 bellard
            copy = till;
627 27503323 bellard
        }
628 27503323 bellard
    }
629 27503323 bellard
630 27503323 bellard
    written = write_audio (addr, size, copy);
631 5e2a6443 bellard
    dsp->left_till_irq -= written;
632 27503323 bellard
    AUD_adjust_estimate (free - written);
633 27503323 bellard
634 5e2a6443 bellard
    if (dsp->left_till_irq <= 0) {
635 5e2a6443 bellard
        dsp->mixer_regs[0x82] |= dsp->mixer_regs[0x80];
636 bc0b1dc1 bellard
        if (0 == noirq) {
637 bc0b1dc1 bellard
            ldebug ("request irq\n");
638 f9e92e97 bellard
            pic_set_irq(sb.irq, 1);
639 bc0b1dc1 bellard
        }
640 27503323 bellard
641 5e2a6443 bellard
        if (0 == dsp->dma_auto) {
642 27503323 bellard
            control (0);
643 27503323 bellard
        }
644 27503323 bellard
    }
645 27503323 bellard
646 27503323 bellard
    ldebug ("pos %5d free %5d size %5d till % 5d copy %5d dma size %5d\n",
647 5e2a6443 bellard
            dsp->dma_pos, free, size, dsp->left_till_irq, copy,
648 5e2a6443 bellard
            dsp->dma_buffer_size);
649 27503323 bellard
650 5e2a6443 bellard
    if (dsp->left_till_irq <= 0) {
651 5e2a6443 bellard
        dsp->left_till_irq += dsp->dma_buffer_size;
652 27503323 bellard
    }
653 27503323 bellard
654 5e2a6443 bellard
    return dsp->dma_pos;
655 27503323 bellard
}
656 27503323 bellard
657 27503323 bellard
static int magic_of_irq (int irq)
658 27503323 bellard
{
659 27503323 bellard
    switch (irq) {
660 27503323 bellard
    case 2:
661 27503323 bellard
        return 1;
662 27503323 bellard
    case 5:
663 27503323 bellard
        return 2;
664 27503323 bellard
    case 7:
665 27503323 bellard
        return 4;
666 27503323 bellard
    case 10:
667 27503323 bellard
        return 8;
668 27503323 bellard
    default:
669 27503323 bellard
        log ("bad irq %d\n", irq);
670 27503323 bellard
        return 2;
671 27503323 bellard
    }
672 27503323 bellard
}
673 27503323 bellard
674 27503323 bellard
static int irq_of_magic (int magic)
675 27503323 bellard
{
676 27503323 bellard
    switch (magic) {
677 27503323 bellard
    case 1:
678 27503323 bellard
        return 2;
679 27503323 bellard
    case 2:
680 27503323 bellard
        return 5;
681 27503323 bellard
    case 4:
682 27503323 bellard
        return 7;
683 27503323 bellard
    case 8:
684 27503323 bellard
        return 10;
685 27503323 bellard
    default:
686 27503323 bellard
        log ("bad irq magic %d\n", magic);
687 27503323 bellard
        return 2;
688 27503323 bellard
    }
689 27503323 bellard
}
690 27503323 bellard
691 27503323 bellard
void SB16_init (void)
692 27503323 bellard
{
693 5e2a6443 bellard
    SB16State *s = &dsp;
694 27503323 bellard
    int i;
695 27503323 bellard
    static const uint8_t dsp_write_ports[] = {0x6, 0xc};
696 27503323 bellard
    static const uint8_t dsp_read_ports[] = {0x6, 0xa, 0xc, 0xd, 0xe, 0xf};
697 27503323 bellard
698 5e2a6443 bellard
    s->mixer_regs[0x0e] = ~0;
699 5e2a6443 bellard
    s->mixer_regs[0x80] = magic_of_irq (sb.irq);
700 5e2a6443 bellard
    s->mixer_regs[0x81] = 0x20 | (sb.dma << 1);
701 27503323 bellard
702 27503323 bellard
    DEREF (irq_of_magic);
703 27503323 bellard
704 27503323 bellard
    for (i = 0x30; i < 0x48; i++) {
705 5e2a6443 bellard
        s->mixer_regs[i] = 0x20;
706 27503323 bellard
    }
707 27503323 bellard
708 27503323 bellard
    for (i = 0; i < LENOFA (dsp_write_ports); i++) {
709 5e2a6443 bellard
        register_ioport_write (sb.port + dsp_write_ports[i], 1, 1, dsp_write, s);
710 27503323 bellard
    }
711 27503323 bellard
712 27503323 bellard
    for (i = 0; i < LENOFA (dsp_read_ports); i++) {
713 5e2a6443 bellard
        register_ioport_read (sb.port + dsp_read_ports[i], 1, 1, dsp_read, s);
714 27503323 bellard
    }
715 27503323 bellard
716 5e2a6443 bellard
    register_ioport_write (sb.port + 0x4, 1, 1, mixer_write_indexb, s);
717 5e2a6443 bellard
    register_ioport_write (sb.port + 0x4, 1, 2, mixer_write_indexw, s);
718 5e2a6443 bellard
    register_ioport_read (sb.port + 0x5, 1, 1, mixer_read, s);
719 5e2a6443 bellard
    register_ioport_write (sb.port + 0x5, 1, 1, mixer_write_datab, s);
720 27503323 bellard
721 5e2a6443 bellard
    DMA_register_channel (sb.hdma, SB_read_DMA, s);
722 5e2a6443 bellard
    DMA_register_channel (sb.dma, SB_read_DMA, s);
723 27503323 bellard
}