Statistics
| Branch: | Revision:

root / hw / pckbd.c @ e0dd114c

History | View | Annotate | Download (13 kB)

1 80cabfad bellard
/*
2 80cabfad bellard
 * QEMU PC keyboard emulation
3 5fafdf24 ths
 *
4 80cabfad bellard
 * Copyright (c) 2003 Fabrice Bellard
5 5fafdf24 ths
 *
6 80cabfad bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 80cabfad bellard
 * of this software and associated documentation files (the "Software"), to deal
8 80cabfad bellard
 * in the Software without restriction, including without limitation the rights
9 80cabfad bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 80cabfad bellard
 * copies of the Software, and to permit persons to whom the Software is
11 80cabfad bellard
 * furnished to do so, subject to the following conditions:
12 80cabfad bellard
 *
13 80cabfad bellard
 * The above copyright notice and this permission notice shall be included in
14 80cabfad bellard
 * all copies or substantial portions of the Software.
15 80cabfad bellard
 *
16 80cabfad bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 80cabfad bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 80cabfad bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 80cabfad bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 80cabfad bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 80cabfad bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 80cabfad bellard
 * THE SOFTWARE.
23 80cabfad bellard
 */
24 87ecb68b pbrook
#include "hw.h"
25 87ecb68b pbrook
#include "isa.h"
26 87ecb68b pbrook
#include "pc.h"
27 87ecb68b pbrook
#include "ps2.h"
28 87ecb68b pbrook
#include "sysemu.h"
29 80cabfad bellard
30 80cabfad bellard
/* debug PC keyboard */
31 80cabfad bellard
//#define DEBUG_KBD
32 80cabfad bellard
33 80cabfad bellard
/*        Keyboard Controller Commands */
34 80cabfad bellard
#define KBD_CCMD_READ_MODE        0x20        /* Read mode bits */
35 80cabfad bellard
#define KBD_CCMD_WRITE_MODE        0x60        /* Write mode bits */
36 80cabfad bellard
#define KBD_CCMD_GET_VERSION        0xA1        /* Get controller version */
37 80cabfad bellard
#define KBD_CCMD_MOUSE_DISABLE        0xA7        /* Disable mouse interface */
38 80cabfad bellard
#define KBD_CCMD_MOUSE_ENABLE        0xA8        /* Enable mouse interface */
39 80cabfad bellard
#define KBD_CCMD_TEST_MOUSE        0xA9        /* Mouse interface test */
40 80cabfad bellard
#define KBD_CCMD_SELF_TEST        0xAA        /* Controller self test */
41 80cabfad bellard
#define KBD_CCMD_KBD_TEST        0xAB        /* Keyboard interface test */
42 80cabfad bellard
#define KBD_CCMD_KBD_DISABLE        0xAD        /* Keyboard interface disable */
43 80cabfad bellard
#define KBD_CCMD_KBD_ENABLE        0xAE        /* Keyboard interface enable */
44 80cabfad bellard
#define KBD_CCMD_READ_INPORT    0xC0    /* read input port */
45 80cabfad bellard
#define KBD_CCMD_READ_OUTPORT        0xD0    /* read output port */
46 80cabfad bellard
#define KBD_CCMD_WRITE_OUTPORT        0xD1    /* write output port */
47 80cabfad bellard
#define KBD_CCMD_WRITE_OBUF        0xD2
48 80cabfad bellard
#define KBD_CCMD_WRITE_AUX_OBUF        0xD3    /* Write to output buffer as if
49 80cabfad bellard
                                           initiated by the auxiliary device */
50 80cabfad bellard
#define KBD_CCMD_WRITE_MOUSE        0xD4        /* Write the following byte to the mouse */
51 80cabfad bellard
#define KBD_CCMD_DISABLE_A20    0xDD    /* HP vectra only ? */
52 80cabfad bellard
#define KBD_CCMD_ENABLE_A20     0xDF    /* HP vectra only ? */
53 80cabfad bellard
#define KBD_CCMD_RESET                0xFE
54 80cabfad bellard
55 80cabfad bellard
/* Keyboard Commands */
56 80cabfad bellard
#define KBD_CMD_SET_LEDS        0xED        /* Set keyboard leds */
57 80cabfad bellard
#define KBD_CMD_ECHO             0xEE
58 80cabfad bellard
#define KBD_CMD_GET_ID                 0xF2        /* get keyboard ID */
59 80cabfad bellard
#define KBD_CMD_SET_RATE        0xF3        /* Set typematic rate */
60 80cabfad bellard
#define KBD_CMD_ENABLE                0xF4        /* Enable scanning */
61 80cabfad bellard
#define KBD_CMD_RESET_DISABLE        0xF5        /* reset and disable scanning */
62 80cabfad bellard
#define KBD_CMD_RESET_ENABLE           0xF6    /* reset and enable scanning */
63 80cabfad bellard
#define KBD_CMD_RESET                0xFF        /* Reset */
64 80cabfad bellard
65 80cabfad bellard
/* Keyboard Replies */
66 80cabfad bellard
#define KBD_REPLY_POR                0xAA        /* Power on reset */
67 80cabfad bellard
#define KBD_REPLY_ACK                0xFA        /* Command ACK */
68 80cabfad bellard
#define KBD_REPLY_RESEND        0xFE        /* Command NACK, send the cmd again */
69 80cabfad bellard
70 80cabfad bellard
/* Status Register Bits */
71 80cabfad bellard
#define KBD_STAT_OBF                 0x01        /* Keyboard output buffer full */
72 80cabfad bellard
#define KBD_STAT_IBF                 0x02        /* Keyboard input buffer full */
73 80cabfad bellard
#define KBD_STAT_SELFTEST        0x04        /* Self test successful */
74 80cabfad bellard
#define KBD_STAT_CMD                0x08        /* Last write was a command write (0=data) */
75 80cabfad bellard
#define KBD_STAT_UNLOCKED        0x10        /* Zero if keyboard locked */
76 80cabfad bellard
#define KBD_STAT_MOUSE_OBF        0x20        /* Mouse output buffer full */
77 80cabfad bellard
#define KBD_STAT_GTO                 0x40        /* General receive/xmit timeout */
78 80cabfad bellard
#define KBD_STAT_PERR                 0x80        /* Parity error */
79 80cabfad bellard
80 80cabfad bellard
/* Controller Mode Register Bits */
81 80cabfad bellard
#define KBD_MODE_KBD_INT        0x01        /* Keyboard data generate IRQ1 */
82 80cabfad bellard
#define KBD_MODE_MOUSE_INT        0x02        /* Mouse data generate IRQ12 */
83 80cabfad bellard
#define KBD_MODE_SYS                 0x04        /* The system flag (?) */
84 80cabfad bellard
#define KBD_MODE_NO_KEYLOCK        0x08        /* The keylock doesn't affect the keyboard if set */
85 80cabfad bellard
#define KBD_MODE_DISABLE_KBD        0x10        /* Disable keyboard interface */
86 80cabfad bellard
#define KBD_MODE_DISABLE_MOUSE        0x20        /* Disable mouse interface */
87 80cabfad bellard
#define KBD_MODE_KCC                 0x40        /* Scan code conversion to PC format */
88 80cabfad bellard
#define KBD_MODE_RFU                0x80
89 80cabfad bellard
90 80cabfad bellard
/* Mouse Commands */
91 80cabfad bellard
#define AUX_SET_SCALE11                0xE6        /* Set 1:1 scaling */
92 80cabfad bellard
#define AUX_SET_SCALE21                0xE7        /* Set 2:1 scaling */
93 80cabfad bellard
#define AUX_SET_RES                0xE8        /* Set resolution */
94 80cabfad bellard
#define AUX_GET_SCALE                0xE9        /* Get scaling factor */
95 80cabfad bellard
#define AUX_SET_STREAM                0xEA        /* Set stream mode */
96 80cabfad bellard
#define AUX_POLL                0xEB        /* Poll */
97 80cabfad bellard
#define AUX_RESET_WRAP                0xEC        /* Reset wrap mode */
98 80cabfad bellard
#define AUX_SET_WRAP                0xEE        /* Set wrap mode */
99 80cabfad bellard
#define AUX_SET_REMOTE                0xF0        /* Set remote mode */
100 80cabfad bellard
#define AUX_GET_TYPE                0xF2        /* Get type */
101 80cabfad bellard
#define AUX_SET_SAMPLE                0xF3        /* Set sample rate */
102 80cabfad bellard
#define AUX_ENABLE_DEV                0xF4        /* Enable aux device */
103 80cabfad bellard
#define AUX_DISABLE_DEV                0xF5        /* Disable aux device */
104 80cabfad bellard
#define AUX_SET_DEFAULT                0xF6
105 80cabfad bellard
#define AUX_RESET                0xFF        /* Reset aux device */
106 80cabfad bellard
#define AUX_ACK                        0xFA        /* Command byte ACK. */
107 80cabfad bellard
108 80cabfad bellard
#define MOUSE_STATUS_REMOTE     0x40
109 80cabfad bellard
#define MOUSE_STATUS_ENABLED    0x20
110 80cabfad bellard
#define MOUSE_STATUS_SCALE21    0x10
111 80cabfad bellard
112 80cabfad bellard
#define KBD_QUEUE_SIZE 256
113 80cabfad bellard
114 daa57963 bellard
#define KBD_PENDING_KBD         1
115 daa57963 bellard
#define KBD_PENDING_AUX         2
116 80cabfad bellard
117 80cabfad bellard
typedef struct KBDState {
118 80cabfad bellard
    uint8_t write_cmd; /* if non zero, write data to port 60 is expected */
119 80cabfad bellard
    uint8_t status;
120 80cabfad bellard
    uint8_t mode;
121 daa57963 bellard
    /* Bitmask of devices with data available.  */
122 7783e9f0 pbrook
    uint8_t pending;
123 daa57963 bellard
    void *kbd;
124 daa57963 bellard
    void *mouse;
125 b7678d96 ths
126 d537cf6c pbrook
    qemu_irq irq_kbd;
127 d537cf6c pbrook
    qemu_irq irq_mouse;
128 4efbe58f aurel32
    target_phys_addr_t mask;
129 80cabfad bellard
} KBDState;
130 80cabfad bellard
131 b1d8e52e blueswir1
static KBDState kbd_state;
132 80cabfad bellard
133 80cabfad bellard
/* update irq and KBD_STAT_[MOUSE_]OBF */
134 80cabfad bellard
/* XXX: not generating the irqs if KBD_MODE_DISABLE_KBD is set may be
135 80cabfad bellard
   incorrect, but it avoids having to simulate exact delays */
136 80cabfad bellard
static void kbd_update_irq(KBDState *s)
137 80cabfad bellard
{
138 b7678d96 ths
    int irq_kbd_level, irq_mouse_level;
139 80cabfad bellard
140 b7678d96 ths
    irq_kbd_level = 0;
141 b7678d96 ths
    irq_mouse_level = 0;
142 80cabfad bellard
    s->status &= ~(KBD_STAT_OBF | KBD_STAT_MOUSE_OBF);
143 daa57963 bellard
    if (s->pending) {
144 80cabfad bellard
        s->status |= KBD_STAT_OBF;
145 b92bb99b ths
        /* kbd data takes priority over aux data.  */
146 daa57963 bellard
        if (s->pending == KBD_PENDING_AUX) {
147 80cabfad bellard
            s->status |= KBD_STAT_MOUSE_OBF;
148 80cabfad bellard
            if (s->mode & KBD_MODE_MOUSE_INT)
149 b7678d96 ths
                irq_mouse_level = 1;
150 80cabfad bellard
        } else {
151 5fafdf24 ths
            if ((s->mode & KBD_MODE_KBD_INT) &&
152 80cabfad bellard
                !(s->mode & KBD_MODE_DISABLE_KBD))
153 b7678d96 ths
                irq_kbd_level = 1;
154 80cabfad bellard
        }
155 80cabfad bellard
    }
156 d537cf6c pbrook
    qemu_set_irq(s->irq_kbd, irq_kbd_level);
157 d537cf6c pbrook
    qemu_set_irq(s->irq_mouse, irq_mouse_level);
158 80cabfad bellard
}
159 80cabfad bellard
160 daa57963 bellard
static void kbd_update_kbd_irq(void *opaque, int level)
161 80cabfad bellard
{
162 daa57963 bellard
    KBDState *s = (KBDState *)opaque;
163 80cabfad bellard
164 daa57963 bellard
    if (level)
165 daa57963 bellard
        s->pending |= KBD_PENDING_KBD;
166 80cabfad bellard
    else
167 daa57963 bellard
        s->pending &= ~KBD_PENDING_KBD;
168 80cabfad bellard
    kbd_update_irq(s);
169 80cabfad bellard
}
170 80cabfad bellard
171 daa57963 bellard
static void kbd_update_aux_irq(void *opaque, int level)
172 80cabfad bellard
{
173 daa57963 bellard
    KBDState *s = (KBDState *)opaque;
174 daa57963 bellard
175 daa57963 bellard
    if (level)
176 daa57963 bellard
        s->pending |= KBD_PENDING_AUX;
177 daa57963 bellard
    else
178 daa57963 bellard
        s->pending &= ~KBD_PENDING_AUX;
179 daa57963 bellard
    kbd_update_irq(s);
180 80cabfad bellard
}
181 80cabfad bellard
182 b41a2cd1 bellard
static uint32_t kbd_read_status(void *opaque, uint32_t addr)
183 80cabfad bellard
{
184 b41a2cd1 bellard
    KBDState *s = opaque;
185 80cabfad bellard
    int val;
186 80cabfad bellard
    val = s->status;
187 80cabfad bellard
#if defined(DEBUG_KBD)
188 80cabfad bellard
    printf("kbd: read status=0x%02x\n", val);
189 80cabfad bellard
#endif
190 80cabfad bellard
    return val;
191 80cabfad bellard
}
192 80cabfad bellard
193 daa57963 bellard
static void kbd_queue(KBDState *s, int b, int aux)
194 daa57963 bellard
{
195 daa57963 bellard
    if (aux)
196 daa57963 bellard
        ps2_queue(s->mouse, b);
197 daa57963 bellard
    else
198 daa57963 bellard
        ps2_queue(s->kbd, b);
199 daa57963 bellard
}
200 daa57963 bellard
201 b41a2cd1 bellard
static void kbd_write_command(void *opaque, uint32_t addr, uint32_t val)
202 80cabfad bellard
{
203 b41a2cd1 bellard
    KBDState *s = opaque;
204 80cabfad bellard
205 80cabfad bellard
#ifdef DEBUG_KBD
206 80cabfad bellard
    printf("kbd: write cmd=0x%02x\n", val);
207 80cabfad bellard
#endif
208 80cabfad bellard
    switch(val) {
209 80cabfad bellard
    case KBD_CCMD_READ_MODE:
210 889bec69 balrog
        kbd_queue(s, s->mode, 0);
211 80cabfad bellard
        break;
212 80cabfad bellard
    case KBD_CCMD_WRITE_MODE:
213 80cabfad bellard
    case KBD_CCMD_WRITE_OBUF:
214 80cabfad bellard
    case KBD_CCMD_WRITE_AUX_OBUF:
215 80cabfad bellard
    case KBD_CCMD_WRITE_MOUSE:
216 80cabfad bellard
    case KBD_CCMD_WRITE_OUTPORT:
217 80cabfad bellard
        s->write_cmd = val;
218 80cabfad bellard
        break;
219 80cabfad bellard
    case KBD_CCMD_MOUSE_DISABLE:
220 80cabfad bellard
        s->mode |= KBD_MODE_DISABLE_MOUSE;
221 80cabfad bellard
        break;
222 80cabfad bellard
    case KBD_CCMD_MOUSE_ENABLE:
223 80cabfad bellard
        s->mode &= ~KBD_MODE_DISABLE_MOUSE;
224 80cabfad bellard
        break;
225 80cabfad bellard
    case KBD_CCMD_TEST_MOUSE:
226 80cabfad bellard
        kbd_queue(s, 0x00, 0);
227 80cabfad bellard
        break;
228 80cabfad bellard
    case KBD_CCMD_SELF_TEST:
229 80cabfad bellard
        s->status |= KBD_STAT_SELFTEST;
230 80cabfad bellard
        kbd_queue(s, 0x55, 0);
231 80cabfad bellard
        break;
232 80cabfad bellard
    case KBD_CCMD_KBD_TEST:
233 80cabfad bellard
        kbd_queue(s, 0x00, 0);
234 80cabfad bellard
        break;
235 80cabfad bellard
    case KBD_CCMD_KBD_DISABLE:
236 80cabfad bellard
        s->mode |= KBD_MODE_DISABLE_KBD;
237 80cabfad bellard
        kbd_update_irq(s);
238 80cabfad bellard
        break;
239 80cabfad bellard
    case KBD_CCMD_KBD_ENABLE:
240 80cabfad bellard
        s->mode &= ~KBD_MODE_DISABLE_KBD;
241 80cabfad bellard
        kbd_update_irq(s);
242 80cabfad bellard
        break;
243 80cabfad bellard
    case KBD_CCMD_READ_INPORT:
244 80cabfad bellard
        kbd_queue(s, 0x00, 0);
245 80cabfad bellard
        break;
246 80cabfad bellard
    case KBD_CCMD_READ_OUTPORT:
247 80cabfad bellard
        /* XXX: check that */
248 80cabfad bellard
#ifdef TARGET_I386
249 c68ea704 bellard
        val = 0x01 | (ioport_get_a20() << 1);
250 80cabfad bellard
#else
251 80cabfad bellard
        val = 0x01;
252 80cabfad bellard
#endif
253 80cabfad bellard
        if (s->status & KBD_STAT_OBF)
254 80cabfad bellard
            val |= 0x10;
255 80cabfad bellard
        if (s->status & KBD_STAT_MOUSE_OBF)
256 80cabfad bellard
            val |= 0x20;
257 80cabfad bellard
        kbd_queue(s, val, 0);
258 80cabfad bellard
        break;
259 80cabfad bellard
#ifdef TARGET_I386
260 80cabfad bellard
    case KBD_CCMD_ENABLE_A20:
261 c68ea704 bellard
        ioport_set_a20(1);
262 80cabfad bellard
        break;
263 80cabfad bellard
    case KBD_CCMD_DISABLE_A20:
264 c68ea704 bellard
        ioport_set_a20(0);
265 80cabfad bellard
        break;
266 80cabfad bellard
#endif
267 80cabfad bellard
    case KBD_CCMD_RESET:
268 d7d02e3c bellard
        qemu_system_reset_request();
269 80cabfad bellard
        break;
270 80cabfad bellard
    case 0xff:
271 80cabfad bellard
        /* ignore that - I don't know what is its use */
272 80cabfad bellard
        break;
273 80cabfad bellard
    default:
274 80cabfad bellard
        fprintf(stderr, "qemu: unsupported keyboard cmd=0x%02x\n", val);
275 80cabfad bellard
        break;
276 80cabfad bellard
    }
277 80cabfad bellard
}
278 80cabfad bellard
279 b41a2cd1 bellard
static uint32_t kbd_read_data(void *opaque, uint32_t addr)
280 80cabfad bellard
{
281 b41a2cd1 bellard
    KBDState *s = opaque;
282 e41c0f26 balrog
    uint32_t val;
283 80cabfad bellard
284 daa57963 bellard
    if (s->pending == KBD_PENDING_AUX)
285 e41c0f26 balrog
        val = ps2_read_data(s->mouse);
286 e41c0f26 balrog
    else
287 e41c0f26 balrog
        val = ps2_read_data(s->kbd);
288 80cabfad bellard
289 e41c0f26 balrog
#if defined(DEBUG_KBD)
290 e41c0f26 balrog
    printf("kbd: read data=0x%02x\n", val);
291 e41c0f26 balrog
#endif
292 e41c0f26 balrog
    return val;
293 80cabfad bellard
}
294 80cabfad bellard
295 9596ebb7 pbrook
static void kbd_write_data(void *opaque, uint32_t addr, uint32_t val)
296 80cabfad bellard
{
297 b41a2cd1 bellard
    KBDState *s = opaque;
298 80cabfad bellard
299 80cabfad bellard
#ifdef DEBUG_KBD
300 80cabfad bellard
    printf("kbd: write data=0x%02x\n", val);
301 80cabfad bellard
#endif
302 80cabfad bellard
303 80cabfad bellard
    switch(s->write_cmd) {
304 80cabfad bellard
    case 0:
305 daa57963 bellard
        ps2_write_keyboard(s->kbd, val);
306 80cabfad bellard
        break;
307 80cabfad bellard
    case KBD_CCMD_WRITE_MODE:
308 80cabfad bellard
        s->mode = val;
309 f94f5d71 pbrook
        ps2_keyboard_set_translation(s->kbd, (s->mode & KBD_MODE_KCC) != 0);
310 daa57963 bellard
        /* ??? */
311 80cabfad bellard
        kbd_update_irq(s);
312 80cabfad bellard
        break;
313 80cabfad bellard
    case KBD_CCMD_WRITE_OBUF:
314 80cabfad bellard
        kbd_queue(s, val, 0);
315 80cabfad bellard
        break;
316 80cabfad bellard
    case KBD_CCMD_WRITE_AUX_OBUF:
317 80cabfad bellard
        kbd_queue(s, val, 1);
318 80cabfad bellard
        break;
319 80cabfad bellard
    case KBD_CCMD_WRITE_OUTPORT:
320 80cabfad bellard
#ifdef TARGET_I386
321 c68ea704 bellard
        ioport_set_a20((val >> 1) & 1);
322 80cabfad bellard
#endif
323 80cabfad bellard
        if (!(val & 1)) {
324 d7d02e3c bellard
            qemu_system_reset_request();
325 80cabfad bellard
        }
326 80cabfad bellard
        break;
327 80cabfad bellard
    case KBD_CCMD_WRITE_MOUSE:
328 daa57963 bellard
        ps2_write_mouse(s->mouse, val);
329 80cabfad bellard
        break;
330 80cabfad bellard
    default:
331 80cabfad bellard
        break;
332 80cabfad bellard
    }
333 80cabfad bellard
    s->write_cmd = 0;
334 80cabfad bellard
}
335 80cabfad bellard
336 d7d02e3c bellard
static void kbd_reset(void *opaque)
337 80cabfad bellard
{
338 d7d02e3c bellard
    KBDState *s = opaque;
339 80cabfad bellard
340 80cabfad bellard
    s->mode = KBD_MODE_KBD_INT | KBD_MODE_MOUSE_INT;
341 80cabfad bellard
    s->status = KBD_STAT_CMD | KBD_STAT_UNLOCKED;
342 80cabfad bellard
}
343 80cabfad bellard
344 675376f2 bellard
static void kbd_save(QEMUFile* f, void* opaque)
345 675376f2 bellard
{
346 675376f2 bellard
    KBDState *s = (KBDState*)opaque;
347 3b46e624 ths
348 675376f2 bellard
    qemu_put_8s(f, &s->write_cmd);
349 675376f2 bellard
    qemu_put_8s(f, &s->status);
350 675376f2 bellard
    qemu_put_8s(f, &s->mode);
351 7783e9f0 pbrook
    qemu_put_8s(f, &s->pending);
352 675376f2 bellard
}
353 675376f2 bellard
354 675376f2 bellard
static int kbd_load(QEMUFile* f, void* opaque, int version_id)
355 675376f2 bellard
{
356 675376f2 bellard
    KBDState *s = (KBDState*)opaque;
357 3b46e624 ths
358 7783e9f0 pbrook
    if (version_id != 3)
359 675376f2 bellard
        return -EINVAL;
360 675376f2 bellard
    qemu_get_8s(f, &s->write_cmd);
361 675376f2 bellard
    qemu_get_8s(f, &s->status);
362 675376f2 bellard
    qemu_get_8s(f, &s->mode);
363 7783e9f0 pbrook
    qemu_get_8s(f, &s->pending);
364 675376f2 bellard
    return 0;
365 675376f2 bellard
}
366 675376f2 bellard
367 d537cf6c pbrook
void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base)
368 80cabfad bellard
{
369 b41a2cd1 bellard
    KBDState *s = &kbd_state;
370 b7678d96 ths
371 d537cf6c pbrook
    s->irq_kbd = kbd_irq;
372 d537cf6c pbrook
    s->irq_mouse = mouse_irq;
373 b92bb99b ths
374 b41a2cd1 bellard
    kbd_reset(s);
375 7783e9f0 pbrook
    register_savevm("pckbd", 0, 3, kbd_save, kbd_load, s);
376 b7678d96 ths
    register_ioport_read(io_base, 1, 1, kbd_read_data, s);
377 b7678d96 ths
    register_ioport_write(io_base, 1, 1, kbd_write_data, s);
378 b7678d96 ths
    register_ioport_read(io_base + 4, 1, 1, kbd_read_status, s);
379 b7678d96 ths
    register_ioport_write(io_base + 4, 1, 1, kbd_write_command, s);
380 63066f4f bellard
381 daa57963 bellard
    s->kbd = ps2_kbd_init(kbd_update_kbd_irq, s);
382 daa57963 bellard
    s->mouse = ps2_mouse_init(kbd_update_aux_irq, s);
383 548df2ac ths
#ifdef TARGET_I386
384 548df2ac ths
    vmmouse_init(s->mouse);
385 548df2ac ths
#endif
386 d7d02e3c bellard
    qemu_register_reset(kbd_reset, s);
387 80cabfad bellard
}
388 b92bb99b ths
389 b92bb99b ths
/* Memory mapped interface */
390 9596ebb7 pbrook
static uint32_t kbd_mm_readb (void *opaque, target_phys_addr_t addr)
391 b92bb99b ths
{
392 b92bb99b ths
    KBDState *s = opaque;
393 b92bb99b ths
394 4efbe58f aurel32
    if (addr & s->mask)
395 80355292 ths
        return kbd_read_status(s, 0) & 0xff;
396 4efbe58f aurel32
    else
397 4efbe58f aurel32
        return kbd_read_data(s, 0) & 0xff;
398 b92bb99b ths
}
399 b92bb99b ths
400 9596ebb7 pbrook
static void kbd_mm_writeb (void *opaque, target_phys_addr_t addr, uint32_t value)
401 b92bb99b ths
{
402 b92bb99b ths
    KBDState *s = opaque;
403 b92bb99b ths
404 4efbe58f aurel32
    if (addr & s->mask)
405 80355292 ths
        kbd_write_command(s, 0, value & 0xff);
406 4efbe58f aurel32
    else
407 4efbe58f aurel32
        kbd_write_data(s, 0, value & 0xff);
408 b92bb99b ths
}
409 b92bb99b ths
410 b92bb99b ths
static CPUReadMemoryFunc *kbd_mm_read[] = {
411 b92bb99b ths
    &kbd_mm_readb,
412 b92bb99b ths
    &kbd_mm_readb,
413 b92bb99b ths
    &kbd_mm_readb,
414 b92bb99b ths
};
415 b92bb99b ths
416 b92bb99b ths
static CPUWriteMemoryFunc *kbd_mm_write[] = {
417 b92bb99b ths
    &kbd_mm_writeb,
418 b92bb99b ths
    &kbd_mm_writeb,
419 b92bb99b ths
    &kbd_mm_writeb,
420 b92bb99b ths
};
421 b92bb99b ths
422 71db710f blueswir1
void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
423 4efbe58f aurel32
                   target_phys_addr_t base, ram_addr_t size,
424 4efbe58f aurel32
                   target_phys_addr_t mask)
425 b92bb99b ths
{
426 b92bb99b ths
    KBDState *s = &kbd_state;
427 b92bb99b ths
    int s_io_memory;
428 b92bb99b ths
429 b92bb99b ths
    s->irq_kbd = kbd_irq;
430 b92bb99b ths
    s->irq_mouse = mouse_irq;
431 4efbe58f aurel32
    s->mask = mask;
432 b92bb99b ths
433 b92bb99b ths
    kbd_reset(s);
434 b92bb99b ths
    register_savevm("pckbd", 0, 3, kbd_save, kbd_load, s);
435 b92bb99b ths
    s_io_memory = cpu_register_io_memory(0, kbd_mm_read, kbd_mm_write, s);
436 4efbe58f aurel32
    cpu_register_physical_memory(base, size, s_io_memory);
437 b92bb99b ths
438 b92bb99b ths
    s->kbd = ps2_kbd_init(kbd_update_kbd_irq, s);
439 b92bb99b ths
    s->mouse = ps2_mouse_init(kbd_update_aux_irq, s);
440 b92bb99b ths
#ifdef TARGET_I386
441 b92bb99b ths
    vmmouse_init(s->mouse);
442 b92bb99b ths
#endif
443 b92bb99b ths
    qemu_register_reset(kbd_reset, s);
444 b92bb99b ths
}