Revision e369cad7 hw/pci.h
| b/hw/pci.h | ||
|---|---|---|
| 158 | 158 |
/* Size of the standard PCI config space */ |
| 159 | 159 |
#define PCI_CONFIG_SPACE_SIZE 0x100 |
| 160 | 160 |
|
| 161 |
#define PCI_NUM_PINS 4 /* A-D */ |
|
| 162 |
|
|
| 161 | 163 |
/* Bits in cap_present field. */ |
| 162 | 164 |
enum {
|
| 163 | 165 |
QEMU_PCI_CAP_MSIX = 0x1, |
| ... | ... | |
| 192 | 194 |
qemu_irq *irq; |
| 193 | 195 |
|
| 194 | 196 |
/* Current IRQ levels. Used internally by the generic PCI code. */ |
| 195 |
int irq_state[4];
|
|
| 197 |
int irq_state[PCI_NUM_PINS];
|
|
| 196 | 198 |
|
| 197 | 199 |
/* Capability bits */ |
| 198 | 200 |
uint32_t cap_present; |
Also available in: Unified diff