root / hw / gt64xxx.c @ e3d7e843
History | View | Annotate | Download (32.4 kB)
1 | fde7d5bd | ths | /*
|
---|---|---|---|
2 | fde7d5bd | ths | * QEMU GT64120 PCI host
|
3 | fde7d5bd | ths | *
|
4 | 4de9b249 | ths | * Copyright (c) 2006,2007 Aurelien Jarno
|
5 | 5fafdf24 | ths | *
|
6 | fde7d5bd | ths | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | fde7d5bd | ths | * of this software and associated documentation files (the "Software"), to deal
|
8 | fde7d5bd | ths | * in the Software without restriction, including without limitation the rights
|
9 | fde7d5bd | ths | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | fde7d5bd | ths | * copies of the Software, and to permit persons to whom the Software is
|
11 | fde7d5bd | ths | * furnished to do so, subject to the following conditions:
|
12 | fde7d5bd | ths | *
|
13 | fde7d5bd | ths | * The above copyright notice and this permission notice shall be included in
|
14 | fde7d5bd | ths | * all copies or substantial portions of the Software.
|
15 | fde7d5bd | ths | *
|
16 | fde7d5bd | ths | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | fde7d5bd | ths | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | fde7d5bd | ths | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | fde7d5bd | ths | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | fde7d5bd | ths | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | fde7d5bd | ths | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | fde7d5bd | ths | * THE SOFTWARE.
|
23 | fde7d5bd | ths | */
|
24 | fde7d5bd | ths | |
25 | fde7d5bd | ths | #include "vl.h" |
26 | 05b4ff43 | ths | |
27 | fde7d5bd | ths | typedef target_phys_addr_t pci_addr_t;
|
28 | fde7d5bd | ths | #include "pci_host.h" |
29 | fde7d5bd | ths | |
30 | 05b4ff43 | ths | //#define DEBUG
|
31 | 05b4ff43 | ths | |
32 | 05b4ff43 | ths | #ifdef DEBUG
|
33 | 05b4ff43 | ths | #define dprintf(fmt, ...) fprintf(stderr, "%s: " fmt, __FUNCTION__, ##__VA_ARGS__) |
34 | 05b4ff43 | ths | #else
|
35 | 05b4ff43 | ths | #define dprintf(fmt, ...)
|
36 | 05b4ff43 | ths | #endif
|
37 | 05b4ff43 | ths | |
38 | fde7d5bd | ths | #define GT_REGS (0x1000 >> 2) |
39 | fde7d5bd | ths | |
40 | fde7d5bd | ths | /* CPU Configuration */
|
41 | fde7d5bd | ths | #define GT_CPU (0x000 >> 2) |
42 | fde7d5bd | ths | #define GT_MULTI (0x120 >> 2) |
43 | fde7d5bd | ths | |
44 | fde7d5bd | ths | /* CPU Address Decode */
|
45 | fde7d5bd | ths | #define GT_SCS10LD (0x008 >> 2) |
46 | fde7d5bd | ths | #define GT_SCS10HD (0x010 >> 2) |
47 | fde7d5bd | ths | #define GT_SCS32LD (0x018 >> 2) |
48 | fde7d5bd | ths | #define GT_SCS32HD (0x020 >> 2) |
49 | fde7d5bd | ths | #define GT_CS20LD (0x028 >> 2) |
50 | fde7d5bd | ths | #define GT_CS20HD (0x030 >> 2) |
51 | fde7d5bd | ths | #define GT_CS3BOOTLD (0x038 >> 2) |
52 | fde7d5bd | ths | #define GT_CS3BOOTHD (0x040 >> 2) |
53 | fde7d5bd | ths | #define GT_PCI0IOLD (0x048 >> 2) |
54 | fde7d5bd | ths | #define GT_PCI0IOHD (0x050 >> 2) |
55 | fde7d5bd | ths | #define GT_PCI0M0LD (0x058 >> 2) |
56 | fde7d5bd | ths | #define GT_PCI0M0HD (0x060 >> 2) |
57 | fde7d5bd | ths | #define GT_PCI0M1LD (0x080 >> 2) |
58 | fde7d5bd | ths | #define GT_PCI0M1HD (0x088 >> 2) |
59 | fde7d5bd | ths | #define GT_PCI1IOLD (0x090 >> 2) |
60 | fde7d5bd | ths | #define GT_PCI1IOHD (0x098 >> 2) |
61 | fde7d5bd | ths | #define GT_PCI1M0LD (0x0a0 >> 2) |
62 | fde7d5bd | ths | #define GT_PCI1M0HD (0x0a8 >> 2) |
63 | fde7d5bd | ths | #define GT_PCI1M1LD (0x0b0 >> 2) |
64 | fde7d5bd | ths | #define GT_PCI1M1HD (0x0b8 >> 2) |
65 | 05b4ff43 | ths | #define GT_ISD (0x068 >> 2) |
66 | fde7d5bd | ths | |
67 | fde7d5bd | ths | #define GT_SCS10AR (0x0d0 >> 2) |
68 | fde7d5bd | ths | #define GT_SCS32AR (0x0d8 >> 2) |
69 | fde7d5bd | ths | #define GT_CS20R (0x0e0 >> 2) |
70 | fde7d5bd | ths | #define GT_CS3BOOTR (0x0e8 >> 2) |
71 | fde7d5bd | ths | |
72 | fde7d5bd | ths | #define GT_PCI0IOREMAP (0x0f0 >> 2) |
73 | fde7d5bd | ths | #define GT_PCI0M0REMAP (0x0f8 >> 2) |
74 | fde7d5bd | ths | #define GT_PCI0M1REMAP (0x100 >> 2) |
75 | fde7d5bd | ths | #define GT_PCI1IOREMAP (0x108 >> 2) |
76 | fde7d5bd | ths | #define GT_PCI1M0REMAP (0x110 >> 2) |
77 | fde7d5bd | ths | #define GT_PCI1M1REMAP (0x118 >> 2) |
78 | fde7d5bd | ths | |
79 | fde7d5bd | ths | /* CPU Error Report */
|
80 | fde7d5bd | ths | #define GT_CPUERR_ADDRLO (0x070 >> 2) |
81 | fde7d5bd | ths | #define GT_CPUERR_ADDRHI (0x078 >> 2) |
82 | fde7d5bd | ths | #define GT_CPUERR_DATALO (0x128 >> 2) /* GT-64120A only */ |
83 | fde7d5bd | ths | #define GT_CPUERR_DATAHI (0x130 >> 2) /* GT-64120A only */ |
84 | fde7d5bd | ths | #define GT_CPUERR_PARITY (0x138 >> 2) /* GT-64120A only */ |
85 | fde7d5bd | ths | |
86 | fde7d5bd | ths | /* CPU Sync Barrier */
|
87 | fde7d5bd | ths | #define GT_PCI0SYNC (0x0c0 >> 2) |
88 | fde7d5bd | ths | #define GT_PCI1SYNC (0x0c8 >> 2) |
89 | fde7d5bd | ths | |
90 | fde7d5bd | ths | /* SDRAM and Device Address Decode */
|
91 | fde7d5bd | ths | #define GT_SCS0LD (0x400 >> 2) |
92 | fde7d5bd | ths | #define GT_SCS0HD (0x404 >> 2) |
93 | fde7d5bd | ths | #define GT_SCS1LD (0x408 >> 2) |
94 | fde7d5bd | ths | #define GT_SCS1HD (0x40c >> 2) |
95 | fde7d5bd | ths | #define GT_SCS2LD (0x410 >> 2) |
96 | fde7d5bd | ths | #define GT_SCS2HD (0x414 >> 2) |
97 | fde7d5bd | ths | #define GT_SCS3LD (0x418 >> 2) |
98 | fde7d5bd | ths | #define GT_SCS3HD (0x41c >> 2) |
99 | fde7d5bd | ths | #define GT_CS0LD (0x420 >> 2) |
100 | fde7d5bd | ths | #define GT_CS0HD (0x424 >> 2) |
101 | fde7d5bd | ths | #define GT_CS1LD (0x428 >> 2) |
102 | fde7d5bd | ths | #define GT_CS1HD (0x42c >> 2) |
103 | fde7d5bd | ths | #define GT_CS2LD (0x430 >> 2) |
104 | fde7d5bd | ths | #define GT_CS2HD (0x434 >> 2) |
105 | fde7d5bd | ths | #define GT_CS3LD (0x438 >> 2) |
106 | fde7d5bd | ths | #define GT_CS3HD (0x43c >> 2) |
107 | fde7d5bd | ths | #define GT_BOOTLD (0x440 >> 2) |
108 | fde7d5bd | ths | #define GT_BOOTHD (0x444 >> 2) |
109 | fde7d5bd | ths | #define GT_ADERR (0x470 >> 2) |
110 | fde7d5bd | ths | |
111 | fde7d5bd | ths | /* SDRAM Configuration */
|
112 | fde7d5bd | ths | #define GT_SDRAM_CFG (0x448 >> 2) |
113 | fde7d5bd | ths | #define GT_SDRAM_OPMODE (0x474 >> 2) |
114 | fde7d5bd | ths | #define GT_SDRAM_BM (0x478 >> 2) |
115 | fde7d5bd | ths | #define GT_SDRAM_ADDRDECODE (0x47c >> 2) |
116 | fde7d5bd | ths | |
117 | fde7d5bd | ths | /* SDRAM Parameters */
|
118 | fde7d5bd | ths | #define GT_SDRAM_B0 (0x44c >> 2) |
119 | fde7d5bd | ths | #define GT_SDRAM_B1 (0x450 >> 2) |
120 | fde7d5bd | ths | #define GT_SDRAM_B2 (0x454 >> 2) |
121 | fde7d5bd | ths | #define GT_SDRAM_B3 (0x458 >> 2) |
122 | fde7d5bd | ths | |
123 | fde7d5bd | ths | /* Device Parameters */
|
124 | fde7d5bd | ths | #define GT_DEV_B0 (0x45c >> 2) |
125 | fde7d5bd | ths | #define GT_DEV_B1 (0x460 >> 2) |
126 | fde7d5bd | ths | #define GT_DEV_B2 (0x464 >> 2) |
127 | fde7d5bd | ths | #define GT_DEV_B3 (0x468 >> 2) |
128 | fde7d5bd | ths | #define GT_DEV_BOOT (0x46c >> 2) |
129 | fde7d5bd | ths | |
130 | fde7d5bd | ths | /* ECC */
|
131 | fde7d5bd | ths | #define GT_ECC_ERRDATALO (0x480 >> 2) /* GT-64120A only */ |
132 | fde7d5bd | ths | #define GT_ECC_ERRDATAHI (0x484 >> 2) /* GT-64120A only */ |
133 | fde7d5bd | ths | #define GT_ECC_MEM (0x488 >> 2) /* GT-64120A only */ |
134 | fde7d5bd | ths | #define GT_ECC_CALC (0x48c >> 2) /* GT-64120A only */ |
135 | fde7d5bd | ths | #define GT_ECC_ERRADDR (0x490 >> 2) /* GT-64120A only */ |
136 | fde7d5bd | ths | |
137 | fde7d5bd | ths | /* DMA Record */
|
138 | fde7d5bd | ths | #define GT_DMA0_CNT (0x800 >> 2) |
139 | fde7d5bd | ths | #define GT_DMA1_CNT (0x804 >> 2) |
140 | fde7d5bd | ths | #define GT_DMA2_CNT (0x808 >> 2) |
141 | fde7d5bd | ths | #define GT_DMA3_CNT (0x80c >> 2) |
142 | fde7d5bd | ths | #define GT_DMA0_SA (0x810 >> 2) |
143 | fde7d5bd | ths | #define GT_DMA1_SA (0x814 >> 2) |
144 | fde7d5bd | ths | #define GT_DMA2_SA (0x818 >> 2) |
145 | fde7d5bd | ths | #define GT_DMA3_SA (0x81c >> 2) |
146 | fde7d5bd | ths | #define GT_DMA0_DA (0x820 >> 2) |
147 | fde7d5bd | ths | #define GT_DMA1_DA (0x824 >> 2) |
148 | fde7d5bd | ths | #define GT_DMA2_DA (0x828 >> 2) |
149 | fde7d5bd | ths | #define GT_DMA3_DA (0x82c >> 2) |
150 | fde7d5bd | ths | #define GT_DMA0_NEXT (0x830 >> 2) |
151 | fde7d5bd | ths | #define GT_DMA1_NEXT (0x834 >> 2) |
152 | fde7d5bd | ths | #define GT_DMA2_NEXT (0x838 >> 2) |
153 | fde7d5bd | ths | #define GT_DMA3_NEXT (0x83c >> 2) |
154 | fde7d5bd | ths | #define GT_DMA0_CUR (0x870 >> 2) |
155 | fde7d5bd | ths | #define GT_DMA1_CUR (0x874 >> 2) |
156 | fde7d5bd | ths | #define GT_DMA2_CUR (0x878 >> 2) |
157 | fde7d5bd | ths | #define GT_DMA3_CUR (0x87c >> 2) |
158 | fde7d5bd | ths | |
159 | fde7d5bd | ths | /* DMA Channel Control */
|
160 | fde7d5bd | ths | #define GT_DMA0_CTRL (0x840 >> 2) |
161 | fde7d5bd | ths | #define GT_DMA1_CTRL (0x844 >> 2) |
162 | fde7d5bd | ths | #define GT_DMA2_CTRL (0x848 >> 2) |
163 | fde7d5bd | ths | #define GT_DMA3_CTRL (0x84c >> 2) |
164 | fde7d5bd | ths | |
165 | fde7d5bd | ths | /* DMA Arbiter */
|
166 | fde7d5bd | ths | #define GT_DMA_ARB (0x860 >> 2) |
167 | fde7d5bd | ths | |
168 | fde7d5bd | ths | /* Timer/Counter */
|
169 | fde7d5bd | ths | #define GT_TC0 (0x850 >> 2) |
170 | fde7d5bd | ths | #define GT_TC1 (0x854 >> 2) |
171 | fde7d5bd | ths | #define GT_TC2 (0x858 >> 2) |
172 | fde7d5bd | ths | #define GT_TC3 (0x85c >> 2) |
173 | fde7d5bd | ths | #define GT_TC_CONTROL (0x864 >> 2) |
174 | fde7d5bd | ths | |
175 | fde7d5bd | ths | /* PCI Internal */
|
176 | fde7d5bd | ths | #define GT_PCI0_CMD (0xc00 >> 2) |
177 | fde7d5bd | ths | #define GT_PCI0_TOR (0xc04 >> 2) |
178 | fde7d5bd | ths | #define GT_PCI0_BS_SCS10 (0xc08 >> 2) |
179 | fde7d5bd | ths | #define GT_PCI0_BS_SCS32 (0xc0c >> 2) |
180 | fde7d5bd | ths | #define GT_PCI0_BS_CS20 (0xc10 >> 2) |
181 | fde7d5bd | ths | #define GT_PCI0_BS_CS3BT (0xc14 >> 2) |
182 | fde7d5bd | ths | #define GT_PCI1_IACK (0xc30 >> 2) |
183 | fde7d5bd | ths | #define GT_PCI0_IACK (0xc34 >> 2) |
184 | fde7d5bd | ths | #define GT_PCI0_BARE (0xc3c >> 2) |
185 | fde7d5bd | ths | #define GT_PCI0_PREFMBR (0xc40 >> 2) |
186 | fde7d5bd | ths | #define GT_PCI0_SCS10_BAR (0xc48 >> 2) |
187 | fde7d5bd | ths | #define GT_PCI0_SCS32_BAR (0xc4c >> 2) |
188 | fde7d5bd | ths | #define GT_PCI0_CS20_BAR (0xc50 >> 2) |
189 | fde7d5bd | ths | #define GT_PCI0_CS3BT_BAR (0xc54 >> 2) |
190 | fde7d5bd | ths | #define GT_PCI0_SSCS10_BAR (0xc58 >> 2) |
191 | fde7d5bd | ths | #define GT_PCI0_SSCS32_BAR (0xc5c >> 2) |
192 | fde7d5bd | ths | #define GT_PCI0_SCS3BT_BAR (0xc64 >> 2) |
193 | fde7d5bd | ths | #define GT_PCI1_CMD (0xc80 >> 2) |
194 | fde7d5bd | ths | #define GT_PCI1_TOR (0xc84 >> 2) |
195 | fde7d5bd | ths | #define GT_PCI1_BS_SCS10 (0xc88 >> 2) |
196 | fde7d5bd | ths | #define GT_PCI1_BS_SCS32 (0xc8c >> 2) |
197 | fde7d5bd | ths | #define GT_PCI1_BS_CS20 (0xc90 >> 2) |
198 | fde7d5bd | ths | #define GT_PCI1_BS_CS3BT (0xc94 >> 2) |
199 | fde7d5bd | ths | #define GT_PCI1_BARE (0xcbc >> 2) |
200 | fde7d5bd | ths | #define GT_PCI1_PREFMBR (0xcc0 >> 2) |
201 | fde7d5bd | ths | #define GT_PCI1_SCS10_BAR (0xcc8 >> 2) |
202 | fde7d5bd | ths | #define GT_PCI1_SCS32_BAR (0xccc >> 2) |
203 | fde7d5bd | ths | #define GT_PCI1_CS20_BAR (0xcd0 >> 2) |
204 | fde7d5bd | ths | #define GT_PCI1_CS3BT_BAR (0xcd4 >> 2) |
205 | fde7d5bd | ths | #define GT_PCI1_SSCS10_BAR (0xcd8 >> 2) |
206 | fde7d5bd | ths | #define GT_PCI1_SSCS32_BAR (0xcdc >> 2) |
207 | fde7d5bd | ths | #define GT_PCI1_SCS3BT_BAR (0xce4 >> 2) |
208 | fde7d5bd | ths | #define GT_PCI1_CFGADDR (0xcf0 >> 2) |
209 | fde7d5bd | ths | #define GT_PCI1_CFGDATA (0xcf4 >> 2) |
210 | fde7d5bd | ths | #define GT_PCI0_CFGADDR (0xcf8 >> 2) |
211 | fde7d5bd | ths | #define GT_PCI0_CFGDATA (0xcfc >> 2) |
212 | fde7d5bd | ths | |
213 | fde7d5bd | ths | /* Interrupts */
|
214 | fde7d5bd | ths | #define GT_INTRCAUSE (0xc18 >> 2) |
215 | fde7d5bd | ths | #define GT_INTRMASK (0xc1c >> 2) |
216 | fde7d5bd | ths | #define GT_PCI0_ICMASK (0xc24 >> 2) |
217 | fde7d5bd | ths | #define GT_PCI0_SERR0MASK (0xc28 >> 2) |
218 | fde7d5bd | ths | #define GT_CPU_INTSEL (0xc70 >> 2) |
219 | fde7d5bd | ths | #define GT_PCI0_INTSEL (0xc74 >> 2) |
220 | fde7d5bd | ths | #define GT_HINTRCAUSE (0xc98 >> 2) |
221 | fde7d5bd | ths | #define GT_HINTRMASK (0xc9c >> 2) |
222 | fde7d5bd | ths | #define GT_PCI0_HICMASK (0xca4 >> 2) |
223 | fde7d5bd | ths | #define GT_PCI1_SERR1MASK (0xca8 >> 2) |
224 | fde7d5bd | ths | |
225 | fde7d5bd | ths | |
226 | fde7d5bd | ths | typedef PCIHostState GT64120PCIState;
|
227 | fde7d5bd | ths | |
228 | a0a8793e | ths | #define PCI_MAPPING_ENTRY(regname) \
|
229 | a0a8793e | ths | target_phys_addr_t regname ##_start; \ |
230 | a0a8793e | ths | target_phys_addr_t regname ##_length; \ |
231 | a0a8793e | ths | int regname ##_handle |
232 | a0a8793e | ths | |
233 | fde7d5bd | ths | typedef struct GT64120State { |
234 | fde7d5bd | ths | GT64120PCIState *pci; |
235 | fde7d5bd | ths | uint32_t regs[GT_REGS]; |
236 | a0a8793e | ths | PCI_MAPPING_ENTRY(PCI0IO); |
237 | a0a8793e | ths | PCI_MAPPING_ENTRY(ISD); |
238 | fde7d5bd | ths | } GT64120State; |
239 | fde7d5bd | ths | |
240 | a0a8793e | ths | /* Adjust range to avoid touching space which isn't mappable via PCI */
|
241 | a0a8793e | ths | /* XXX: Hardcoded values for Malta: 0x1e000000 - 0x1f100000
|
242 | a0a8793e | ths | 0x1fc00000 - 0x1fd00000 */
|
243 | a0a8793e | ths | static void check_reserved_space (target_phys_addr_t *start, |
244 | a0a8793e | ths | target_phys_addr_t *length) |
245 | a0a8793e | ths | { |
246 | a0a8793e | ths | target_phys_addr_t begin = *start; |
247 | a0a8793e | ths | target_phys_addr_t end = *start + *length; |
248 | a0a8793e | ths | |
249 | a0a8793e | ths | if (end >= 0x1e000000LL && end < 0x1f100000LL) |
250 | a0a8793e | ths | end = 0x1e000000LL;
|
251 | a0a8793e | ths | if (begin >= 0x1e000000LL && begin < 0x1f100000LL) |
252 | a0a8793e | ths | begin = 0x1f100000LL;
|
253 | a0a8793e | ths | if (end >= 0x1fc00000LL && end < 0x1fd00000LL) |
254 | a0a8793e | ths | end = 0x1fc00000LL;
|
255 | a0a8793e | ths | if (begin >= 0x1fc00000LL && begin < 0x1fd00000LL) |
256 | a0a8793e | ths | begin = 0x1fd00000LL;
|
257 | a0a8793e | ths | /* XXX: This is broken when a reserved range splits the requested range */
|
258 | a0a8793e | ths | if (end >= 0x1f100000LL && begin < 0x1e000000LL) |
259 | a0a8793e | ths | end = 0x1e000000LL;
|
260 | a0a8793e | ths | if (end >= 0x1fd00000LL && begin < 0x1fc00000LL) |
261 | a0a8793e | ths | end = 0x1fc00000LL;
|
262 | a0a8793e | ths | |
263 | a0a8793e | ths | *start = begin; |
264 | a0a8793e | ths | *length = end - begin; |
265 | a0a8793e | ths | } |
266 | a0a8793e | ths | |
267 | a0a8793e | ths | static void gt64120_isd_mapping(GT64120State *s) |
268 | a0a8793e | ths | { |
269 | a0a8793e | ths | target_phys_addr_t start = s->regs[GT_ISD] << 21;
|
270 | a0a8793e | ths | target_phys_addr_t length = 0x1000;
|
271 | a0a8793e | ths | |
272 | a0a8793e | ths | if (s->ISD_length)
|
273 | a0a8793e | ths | cpu_register_physical_memory(s->ISD_start, s->ISD_length, |
274 | a0a8793e | ths | IO_MEM_UNASSIGNED); |
275 | a0a8793e | ths | check_reserved_space(&start, &length); |
276 | a0a8793e | ths | length = 0x1000;
|
277 | a0a8793e | ths | /* Map new address */
|
278 | a0a8793e | ths | dprintf("ISD: %x@%x -> %x@%x, %x\n", s->ISD_length, s->ISD_start,
|
279 | a0a8793e | ths | length, start, s->ISD_handle); |
280 | a0a8793e | ths | s->ISD_start = start; |
281 | a0a8793e | ths | s->ISD_length = length; |
282 | a0a8793e | ths | cpu_register_physical_memory(s->ISD_start, s->ISD_length, s->ISD_handle); |
283 | a0a8793e | ths | } |
284 | a0a8793e | ths | |
285 | 9414cc6f | ths | static void gt64120_pci_mapping(GT64120State *s) |
286 | 2a1086d9 | ths | { |
287 | 9414cc6f | ths | /* Update IO mapping */
|
288 | 9414cc6f | ths | if ((s->regs[GT_PCI0IOLD] & 0x7f) <= s->regs[GT_PCI0IOHD]) |
289 | 9414cc6f | ths | { |
290 | 3b46e624 | ths | /* Unmap old IO address */
|
291 | 9414cc6f | ths | if (s->PCI0IO_length)
|
292 | 9414cc6f | ths | { |
293 | 3b46e624 | ths | cpu_register_physical_memory(s->PCI0IO_start, s->PCI0IO_length, IO_MEM_UNASSIGNED); |
294 | 9414cc6f | ths | } |
295 | 9414cc6f | ths | /* Map new IO address */
|
296 | 9414cc6f | ths | s->PCI0IO_start = s->regs[GT_PCI0IOLD] << 21;
|
297 | 9414cc6f | ths | s->PCI0IO_length = ((s->regs[GT_PCI0IOHD] + 1) - (s->regs[GT_PCI0IOLD] & 0x7f)) << 21; |
298 | 9414cc6f | ths | isa_mem_base = s->PCI0IO_start; |
299 | 9414cc6f | ths | isa_mmio_init(s->PCI0IO_start, s->PCI0IO_length); |
300 | 9414cc6f | ths | } |
301 | 2a1086d9 | ths | } |
302 | 2a1086d9 | ths | |
303 | fde7d5bd | ths | static void gt64120_writel (void *opaque, target_phys_addr_t addr, |
304 | fde7d5bd | ths | uint32_t val) |
305 | fde7d5bd | ths | { |
306 | fde7d5bd | ths | GT64120State *s = opaque; |
307 | fde7d5bd | ths | uint32_t saddr; |
308 | fde7d5bd | ths | |
309 | 1931e260 | ths | if (!(s->regs[GT_PCI0_CMD] & 1)) |
310 | 1931e260 | ths | val = bswap32(val); |
311 | 0da75eb1 | ths | |
312 | fde7d5bd | ths | saddr = (addr & 0xfff) >> 2; |
313 | fde7d5bd | ths | switch (saddr) {
|
314 | 0da75eb1 | ths | |
315 | 0da75eb1 | ths | /* CPU Configuration */
|
316 | fde7d5bd | ths | case GT_CPU:
|
317 | fde7d5bd | ths | s->regs[GT_CPU] = val; |
318 | fde7d5bd | ths | break;
|
319 | fde7d5bd | ths | case GT_MULTI:
|
320 | 0da75eb1 | ths | /* Read-only register as only one GT64xxx is present on the CPU bus */
|
321 | fde7d5bd | ths | break;
|
322 | fde7d5bd | ths | |
323 | fde7d5bd | ths | /* CPU Address Decode */
|
324 | fde7d5bd | ths | case GT_PCI0IOLD:
|
325 | fde7d5bd | ths | s->regs[GT_PCI0IOLD] = val & 0x00007fff;
|
326 | fde7d5bd | ths | s->regs[GT_PCI0IOREMAP] = val & 0x000007ff;
|
327 | 9414cc6f | ths | gt64120_pci_mapping(s); |
328 | fde7d5bd | ths | break;
|
329 | fde7d5bd | ths | case GT_PCI0M0LD:
|
330 | fde7d5bd | ths | s->regs[GT_PCI0M0LD] = val & 0x00007fff;
|
331 | fde7d5bd | ths | s->regs[GT_PCI0M0REMAP] = val & 0x000007ff;
|
332 | fde7d5bd | ths | break;
|
333 | fde7d5bd | ths | case GT_PCI0M1LD:
|
334 | fde7d5bd | ths | s->regs[GT_PCI0M1LD] = val & 0x00007fff;
|
335 | fde7d5bd | ths | s->regs[GT_PCI0M1REMAP] = val & 0x000007ff;
|
336 | fde7d5bd | ths | break;
|
337 | fde7d5bd | ths | case GT_PCI1IOLD:
|
338 | fde7d5bd | ths | s->regs[GT_PCI1IOLD] = val & 0x00007fff;
|
339 | fde7d5bd | ths | s->regs[GT_PCI1IOREMAP] = val & 0x000007ff;
|
340 | fde7d5bd | ths | break;
|
341 | fde7d5bd | ths | case GT_PCI1M0LD:
|
342 | fde7d5bd | ths | s->regs[GT_PCI1M0LD] = val & 0x00007fff;
|
343 | fde7d5bd | ths | s->regs[GT_PCI1M0REMAP] = val & 0x000007ff;
|
344 | fde7d5bd | ths | break;
|
345 | fde7d5bd | ths | case GT_PCI1M1LD:
|
346 | fde7d5bd | ths | s->regs[GT_PCI1M1LD] = val & 0x00007fff;
|
347 | fde7d5bd | ths | s->regs[GT_PCI1M1REMAP] = val & 0x000007ff;
|
348 | fde7d5bd | ths | break;
|
349 | fde7d5bd | ths | case GT_PCI0IOHD:
|
350 | bb433bef | ths | s->regs[saddr] = val & 0x0000007f;
|
351 | bb433bef | ths | gt64120_pci_mapping(s); |
352 | bb433bef | ths | break;
|
353 | fde7d5bd | ths | case GT_PCI0M0HD:
|
354 | fde7d5bd | ths | case GT_PCI0M1HD:
|
355 | fde7d5bd | ths | case GT_PCI1IOHD:
|
356 | fde7d5bd | ths | case GT_PCI1M0HD:
|
357 | fde7d5bd | ths | case GT_PCI1M1HD:
|
358 | fde7d5bd | ths | s->regs[saddr] = val & 0x0000007f;
|
359 | fde7d5bd | ths | break;
|
360 | a0a8793e | ths | case GT_ISD:
|
361 | a0a8793e | ths | s->regs[saddr] = val & 0x00007fff;
|
362 | a0a8793e | ths | gt64120_isd_mapping(s); |
363 | a0a8793e | ths | break;
|
364 | a0a8793e | ths | |
365 | fde7d5bd | ths | case GT_PCI0IOREMAP:
|
366 | fde7d5bd | ths | case GT_PCI0M0REMAP:
|
367 | fde7d5bd | ths | case GT_PCI0M1REMAP:
|
368 | fde7d5bd | ths | case GT_PCI1IOREMAP:
|
369 | fde7d5bd | ths | case GT_PCI1M0REMAP:
|
370 | fde7d5bd | ths | case GT_PCI1M1REMAP:
|
371 | fde7d5bd | ths | s->regs[saddr] = val & 0x000007ff;
|
372 | fde7d5bd | ths | break;
|
373 | fde7d5bd | ths | |
374 | fde7d5bd | ths | /* CPU Error Report */
|
375 | fde7d5bd | ths | case GT_CPUERR_ADDRLO:
|
376 | fde7d5bd | ths | case GT_CPUERR_ADDRHI:
|
377 | fde7d5bd | ths | case GT_CPUERR_DATALO:
|
378 | fde7d5bd | ths | case GT_CPUERR_DATAHI:
|
379 | fde7d5bd | ths | case GT_CPUERR_PARITY:
|
380 | 0da75eb1 | ths | /* Read-only registers, do nothing */
|
381 | 0da75eb1 | ths | break;
|
382 | 0da75eb1 | ths | |
383 | 0da75eb1 | ths | /* CPU Sync Barrier */
|
384 | 0da75eb1 | ths | case GT_PCI0SYNC:
|
385 | 0da75eb1 | ths | case GT_PCI1SYNC:
|
386 | 0da75eb1 | ths | /* Read-only registers, do nothing */
|
387 | fde7d5bd | ths | break;
|
388 | fde7d5bd | ths | |
389 | 05b4ff43 | ths | /* SDRAM and Device Address Decode */
|
390 | 05b4ff43 | ths | case GT_SCS0LD:
|
391 | 05b4ff43 | ths | case GT_SCS0HD:
|
392 | 05b4ff43 | ths | case GT_SCS1LD:
|
393 | 05b4ff43 | ths | case GT_SCS1HD:
|
394 | 05b4ff43 | ths | case GT_SCS2LD:
|
395 | 05b4ff43 | ths | case GT_SCS2HD:
|
396 | 05b4ff43 | ths | case GT_SCS3LD:
|
397 | 05b4ff43 | ths | case GT_SCS3HD:
|
398 | 05b4ff43 | ths | case GT_CS0LD:
|
399 | 05b4ff43 | ths | case GT_CS0HD:
|
400 | 05b4ff43 | ths | case GT_CS1LD:
|
401 | 05b4ff43 | ths | case GT_CS1HD:
|
402 | 05b4ff43 | ths | case GT_CS2LD:
|
403 | 05b4ff43 | ths | case GT_CS2HD:
|
404 | 05b4ff43 | ths | case GT_CS3LD:
|
405 | 05b4ff43 | ths | case GT_CS3HD:
|
406 | 05b4ff43 | ths | case GT_BOOTLD:
|
407 | 05b4ff43 | ths | case GT_BOOTHD:
|
408 | 05b4ff43 | ths | case GT_ADERR:
|
409 | 05b4ff43 | ths | /* SDRAM Configuration */
|
410 | 05b4ff43 | ths | case GT_SDRAM_CFG:
|
411 | 05b4ff43 | ths | case GT_SDRAM_OPMODE:
|
412 | 05b4ff43 | ths | case GT_SDRAM_BM:
|
413 | 05b4ff43 | ths | case GT_SDRAM_ADDRDECODE:
|
414 | 05b4ff43 | ths | /* Accept and ignore SDRAM interleave configuration */
|
415 | 05b4ff43 | ths | s->regs[saddr] = val; |
416 | 05b4ff43 | ths | break;
|
417 | 05b4ff43 | ths | |
418 | 05b4ff43 | ths | /* Device Parameters */
|
419 | 05b4ff43 | ths | case GT_DEV_B0:
|
420 | 05b4ff43 | ths | case GT_DEV_B1:
|
421 | 05b4ff43 | ths | case GT_DEV_B2:
|
422 | 05b4ff43 | ths | case GT_DEV_B3:
|
423 | 05b4ff43 | ths | case GT_DEV_BOOT:
|
424 | 05b4ff43 | ths | /* Not implemented */
|
425 | 05b4ff43 | ths | dprintf ("Unimplemented device register offset 0x%x\n", saddr << 2); |
426 | 05b4ff43 | ths | break;
|
427 | 05b4ff43 | ths | |
428 | fde7d5bd | ths | /* ECC */
|
429 | fde7d5bd | ths | case GT_ECC_ERRDATALO:
|
430 | fde7d5bd | ths | case GT_ECC_ERRDATAHI:
|
431 | fde7d5bd | ths | case GT_ECC_MEM:
|
432 | fde7d5bd | ths | case GT_ECC_CALC:
|
433 | fde7d5bd | ths | case GT_ECC_ERRADDR:
|
434 | 0da75eb1 | ths | /* Read-only registers, do nothing */
|
435 | fde7d5bd | ths | break;
|
436 | fde7d5bd | ths | |
437 | 05b4ff43 | ths | /* DMA Record */
|
438 | 05b4ff43 | ths | case GT_DMA0_CNT:
|
439 | 05b4ff43 | ths | case GT_DMA1_CNT:
|
440 | 05b4ff43 | ths | case GT_DMA2_CNT:
|
441 | 05b4ff43 | ths | case GT_DMA3_CNT:
|
442 | 05b4ff43 | ths | case GT_DMA0_SA:
|
443 | 05b4ff43 | ths | case GT_DMA1_SA:
|
444 | 05b4ff43 | ths | case GT_DMA2_SA:
|
445 | 05b4ff43 | ths | case GT_DMA3_SA:
|
446 | 05b4ff43 | ths | case GT_DMA0_DA:
|
447 | 05b4ff43 | ths | case GT_DMA1_DA:
|
448 | 05b4ff43 | ths | case GT_DMA2_DA:
|
449 | 05b4ff43 | ths | case GT_DMA3_DA:
|
450 | 05b4ff43 | ths | case GT_DMA0_NEXT:
|
451 | 05b4ff43 | ths | case GT_DMA1_NEXT:
|
452 | 05b4ff43 | ths | case GT_DMA2_NEXT:
|
453 | 05b4ff43 | ths | case GT_DMA3_NEXT:
|
454 | 05b4ff43 | ths | case GT_DMA0_CUR:
|
455 | 05b4ff43 | ths | case GT_DMA1_CUR:
|
456 | 05b4ff43 | ths | case GT_DMA2_CUR:
|
457 | 05b4ff43 | ths | case GT_DMA3_CUR:
|
458 | 05b4ff43 | ths | /* Not implemented */
|
459 | 05b4ff43 | ths | dprintf ("Unimplemented DMA register offset 0x%x\n", saddr << 2); |
460 | 05b4ff43 | ths | break;
|
461 | 05b4ff43 | ths | |
462 | 05b4ff43 | ths | /* DMA Channel Control */
|
463 | 05b4ff43 | ths | case GT_DMA0_CTRL:
|
464 | 05b4ff43 | ths | case GT_DMA1_CTRL:
|
465 | 05b4ff43 | ths | case GT_DMA2_CTRL:
|
466 | 05b4ff43 | ths | case GT_DMA3_CTRL:
|
467 | 05b4ff43 | ths | /* Not implemented */
|
468 | 05b4ff43 | ths | dprintf ("Unimplemented DMA register offset 0x%x\n", saddr << 2); |
469 | 05b4ff43 | ths | break;
|
470 | 05b4ff43 | ths | |
471 | 05b4ff43 | ths | /* DMA Arbiter */
|
472 | 05b4ff43 | ths | case GT_DMA_ARB:
|
473 | 05b4ff43 | ths | /* Not implemented */
|
474 | 05b4ff43 | ths | dprintf ("Unimplemented DMA register offset 0x%x\n", saddr << 2); |
475 | 05b4ff43 | ths | break;
|
476 | 05b4ff43 | ths | |
477 | 05b4ff43 | ths | /* Timer/Counter */
|
478 | 05b4ff43 | ths | case GT_TC0:
|
479 | 05b4ff43 | ths | case GT_TC1:
|
480 | 05b4ff43 | ths | case GT_TC2:
|
481 | 05b4ff43 | ths | case GT_TC3:
|
482 | 05b4ff43 | ths | case GT_TC_CONTROL:
|
483 | 05b4ff43 | ths | /* Not implemented */
|
484 | 05b4ff43 | ths | dprintf ("Unimplemented timer register offset 0x%x\n", saddr << 2); |
485 | 05b4ff43 | ths | break;
|
486 | 05b4ff43 | ths | |
487 | fde7d5bd | ths | /* PCI Internal */
|
488 | fde7d5bd | ths | case GT_PCI0_CMD:
|
489 | fde7d5bd | ths | case GT_PCI1_CMD:
|
490 | fde7d5bd | ths | s->regs[saddr] = val & 0x0401fc0f;
|
491 | fde7d5bd | ths | break;
|
492 | 05b4ff43 | ths | case GT_PCI0_TOR:
|
493 | 05b4ff43 | ths | case GT_PCI0_BS_SCS10:
|
494 | 05b4ff43 | ths | case GT_PCI0_BS_SCS32:
|
495 | 05b4ff43 | ths | case GT_PCI0_BS_CS20:
|
496 | 05b4ff43 | ths | case GT_PCI0_BS_CS3BT:
|
497 | 05b4ff43 | ths | case GT_PCI1_IACK:
|
498 | 05b4ff43 | ths | case GT_PCI0_IACK:
|
499 | 05b4ff43 | ths | case GT_PCI0_BARE:
|
500 | 05b4ff43 | ths | case GT_PCI0_PREFMBR:
|
501 | 05b4ff43 | ths | case GT_PCI0_SCS10_BAR:
|
502 | 05b4ff43 | ths | case GT_PCI0_SCS32_BAR:
|
503 | 05b4ff43 | ths | case GT_PCI0_CS20_BAR:
|
504 | 05b4ff43 | ths | case GT_PCI0_CS3BT_BAR:
|
505 | 05b4ff43 | ths | case GT_PCI0_SSCS10_BAR:
|
506 | 05b4ff43 | ths | case GT_PCI0_SSCS32_BAR:
|
507 | 05b4ff43 | ths | case GT_PCI0_SCS3BT_BAR:
|
508 | 05b4ff43 | ths | case GT_PCI1_TOR:
|
509 | 05b4ff43 | ths | case GT_PCI1_BS_SCS10:
|
510 | 05b4ff43 | ths | case GT_PCI1_BS_SCS32:
|
511 | 05b4ff43 | ths | case GT_PCI1_BS_CS20:
|
512 | 05b4ff43 | ths | case GT_PCI1_BS_CS3BT:
|
513 | 05b4ff43 | ths | case GT_PCI1_BARE:
|
514 | 05b4ff43 | ths | case GT_PCI1_PREFMBR:
|
515 | 05b4ff43 | ths | case GT_PCI1_SCS10_BAR:
|
516 | 05b4ff43 | ths | case GT_PCI1_SCS32_BAR:
|
517 | 05b4ff43 | ths | case GT_PCI1_CS20_BAR:
|
518 | 05b4ff43 | ths | case GT_PCI1_CS3BT_BAR:
|
519 | 05b4ff43 | ths | case GT_PCI1_SSCS10_BAR:
|
520 | 05b4ff43 | ths | case GT_PCI1_SSCS32_BAR:
|
521 | 05b4ff43 | ths | case GT_PCI1_SCS3BT_BAR:
|
522 | 05b4ff43 | ths | case GT_PCI1_CFGADDR:
|
523 | 05b4ff43 | ths | case GT_PCI1_CFGDATA:
|
524 | 05b4ff43 | ths | /* not implemented */
|
525 | 05b4ff43 | ths | break;
|
526 | fde7d5bd | ths | case GT_PCI0_CFGADDR:
|
527 | fde7d5bd | ths | s->pci->config_reg = val & 0x80fffffc;
|
528 | fde7d5bd | ths | break;
|
529 | fde7d5bd | ths | case GT_PCI0_CFGDATA:
|
530 | 1931e260 | ths | pci_host_data_writel(s->pci, 0, val);
|
531 | 05b4ff43 | ths | break;
|
532 | 05b4ff43 | ths | |
533 | 05b4ff43 | ths | /* Interrupts */
|
534 | 05b4ff43 | ths | case GT_INTRCAUSE:
|
535 | 05b4ff43 | ths | /* not really implemented */
|
536 | 05b4ff43 | ths | s->regs[saddr] = ~(~(s->regs[saddr]) | ~(val & 0xfffffffe));
|
537 | 05b4ff43 | ths | s->regs[saddr] |= !!(s->regs[saddr] & 0xfffffffe);
|
538 | 05b4ff43 | ths | dprintf("INTRCAUSE %x\n", val);
|
539 | 05b4ff43 | ths | break;
|
540 | 05b4ff43 | ths | case GT_INTRMASK:
|
541 | 05b4ff43 | ths | s->regs[saddr] = val & 0x3c3ffffe;
|
542 | 05b4ff43 | ths | dprintf("INTRMASK %x\n", val);
|
543 | 05b4ff43 | ths | break;
|
544 | 05b4ff43 | ths | case GT_PCI0_ICMASK:
|
545 | 05b4ff43 | ths | s->regs[saddr] = val & 0x03fffffe;
|
546 | 05b4ff43 | ths | dprintf("ICMASK %x\n", val);
|
547 | 05b4ff43 | ths | break;
|
548 | 05b4ff43 | ths | case GT_PCI0_SERR0MASK:
|
549 | 05b4ff43 | ths | s->regs[saddr] = val & 0x0000003f;
|
550 | 05b4ff43 | ths | dprintf("SERR0MASK %x\n", val);
|
551 | 05b4ff43 | ths | break;
|
552 | 05b4ff43 | ths | |
553 | 05b4ff43 | ths | /* Reserved when only PCI_0 is configured. */
|
554 | 05b4ff43 | ths | case GT_HINTRCAUSE:
|
555 | 05b4ff43 | ths | case GT_CPU_INTSEL:
|
556 | 05b4ff43 | ths | case GT_PCI0_INTSEL:
|
557 | 05b4ff43 | ths | case GT_HINTRMASK:
|
558 | 05b4ff43 | ths | case GT_PCI0_HICMASK:
|
559 | 05b4ff43 | ths | case GT_PCI1_SERR1MASK:
|
560 | 05b4ff43 | ths | /* not implemented */
|
561 | fde7d5bd | ths | break;
|
562 | fde7d5bd | ths | |
563 | 0da75eb1 | ths | /* SDRAM Parameters */
|
564 | 0da75eb1 | ths | case GT_SDRAM_B0:
|
565 | 0da75eb1 | ths | case GT_SDRAM_B1:
|
566 | 0da75eb1 | ths | case GT_SDRAM_B2:
|
567 | 0da75eb1 | ths | case GT_SDRAM_B3:
|
568 | 0da75eb1 | ths | /* We don't simulate electrical parameters of the SDRAM.
|
569 | 0da75eb1 | ths | Accept, but ignore the values. */
|
570 | 0da75eb1 | ths | s->regs[saddr] = val; |
571 | 0da75eb1 | ths | break;
|
572 | 0da75eb1 | ths | |
573 | fde7d5bd | ths | default:
|
574 | 05b4ff43 | ths | dprintf ("Bad register offset 0x%x\n", (int)addr); |
575 | fde7d5bd | ths | break;
|
576 | fde7d5bd | ths | } |
577 | fde7d5bd | ths | } |
578 | fde7d5bd | ths | |
579 | fde7d5bd | ths | static uint32_t gt64120_readl (void *opaque, |
580 | fde7d5bd | ths | target_phys_addr_t addr) |
581 | fde7d5bd | ths | { |
582 | fde7d5bd | ths | GT64120State *s = opaque; |
583 | fde7d5bd | ths | uint32_t val; |
584 | fde7d5bd | ths | uint32_t saddr; |
585 | fde7d5bd | ths | |
586 | fde7d5bd | ths | saddr = (addr & 0xfff) >> 2; |
587 | fde7d5bd | ths | switch (saddr) {
|
588 | fde7d5bd | ths | |
589 | 0da75eb1 | ths | /* CPU Configuration */
|
590 | 0da75eb1 | ths | case GT_MULTI:
|
591 | 0da75eb1 | ths | /* Only one GT64xxx is present on the CPU bus, return
|
592 | 0da75eb1 | ths | the initial value */
|
593 | 0da75eb1 | ths | val = s->regs[saddr]; |
594 | 0da75eb1 | ths | break;
|
595 | 0da75eb1 | ths | |
596 | fde7d5bd | ths | /* CPU Error Report */
|
597 | fde7d5bd | ths | case GT_CPUERR_ADDRLO:
|
598 | fde7d5bd | ths | case GT_CPUERR_ADDRHI:
|
599 | fde7d5bd | ths | case GT_CPUERR_DATALO:
|
600 | fde7d5bd | ths | case GT_CPUERR_DATAHI:
|
601 | fde7d5bd | ths | case GT_CPUERR_PARITY:
|
602 | 0da75eb1 | ths | /* Emulated memory has no error, always return the initial
|
603 | 5fafdf24 | ths | values */
|
604 | 0da75eb1 | ths | val = s->regs[saddr]; |
605 | 0da75eb1 | ths | break;
|
606 | 0da75eb1 | ths | |
607 | 0da75eb1 | ths | /* CPU Sync Barrier */
|
608 | 0da75eb1 | ths | case GT_PCI0SYNC:
|
609 | 0da75eb1 | ths | case GT_PCI1SYNC:
|
610 | 0da75eb1 | ths | /* Reading those register should empty all FIFO on the PCI
|
611 | 0da75eb1 | ths | bus, which are not emulated. The return value should be
|
612 | 0da75eb1 | ths | a random value that should be ignored. */
|
613 | 5fafdf24 | ths | val = 0xc000ffee;
|
614 | fde7d5bd | ths | break;
|
615 | fde7d5bd | ths | |
616 | fde7d5bd | ths | /* ECC */
|
617 | fde7d5bd | ths | case GT_ECC_ERRDATALO:
|
618 | fde7d5bd | ths | case GT_ECC_ERRDATAHI:
|
619 | fde7d5bd | ths | case GT_ECC_MEM:
|
620 | fde7d5bd | ths | case GT_ECC_CALC:
|
621 | fde7d5bd | ths | case GT_ECC_ERRADDR:
|
622 | 0da75eb1 | ths | /* Emulated memory has no error, always return the initial
|
623 | 5fafdf24 | ths | values */
|
624 | 0da75eb1 | ths | val = s->regs[saddr]; |
625 | fde7d5bd | ths | break;
|
626 | fde7d5bd | ths | |
627 | fde7d5bd | ths | case GT_CPU:
|
628 | 05b4ff43 | ths | case GT_SCS10LD:
|
629 | 05b4ff43 | ths | case GT_SCS10HD:
|
630 | 05b4ff43 | ths | case GT_SCS32LD:
|
631 | 05b4ff43 | ths | case GT_SCS32HD:
|
632 | 05b4ff43 | ths | case GT_CS20LD:
|
633 | 05b4ff43 | ths | case GT_CS20HD:
|
634 | 05b4ff43 | ths | case GT_CS3BOOTLD:
|
635 | 05b4ff43 | ths | case GT_CS3BOOTHD:
|
636 | 05b4ff43 | ths | case GT_SCS10AR:
|
637 | 05b4ff43 | ths | case GT_SCS32AR:
|
638 | 05b4ff43 | ths | case GT_CS20R:
|
639 | 05b4ff43 | ths | case GT_CS3BOOTR:
|
640 | fde7d5bd | ths | case GT_PCI0IOLD:
|
641 | fde7d5bd | ths | case GT_PCI0M0LD:
|
642 | fde7d5bd | ths | case GT_PCI0M1LD:
|
643 | fde7d5bd | ths | case GT_PCI1IOLD:
|
644 | fde7d5bd | ths | case GT_PCI1M0LD:
|
645 | fde7d5bd | ths | case GT_PCI1M1LD:
|
646 | fde7d5bd | ths | case GT_PCI0IOHD:
|
647 | fde7d5bd | ths | case GT_PCI0M0HD:
|
648 | fde7d5bd | ths | case GT_PCI0M1HD:
|
649 | fde7d5bd | ths | case GT_PCI1IOHD:
|
650 | fde7d5bd | ths | case GT_PCI1M0HD:
|
651 | fde7d5bd | ths | case GT_PCI1M1HD:
|
652 | fde7d5bd | ths | case GT_PCI0IOREMAP:
|
653 | fde7d5bd | ths | case GT_PCI0M0REMAP:
|
654 | fde7d5bd | ths | case GT_PCI0M1REMAP:
|
655 | fde7d5bd | ths | case GT_PCI1IOREMAP:
|
656 | fde7d5bd | ths | case GT_PCI1M0REMAP:
|
657 | fde7d5bd | ths | case GT_PCI1M1REMAP:
|
658 | 05b4ff43 | ths | case GT_ISD:
|
659 | fde7d5bd | ths | val = s->regs[saddr]; |
660 | fde7d5bd | ths | break;
|
661 | fde7d5bd | ths | case GT_PCI0_IACK:
|
662 | 5fafdf24 | ths | /* Read the IRQ number */
|
663 | 4de9b249 | ths | val = pic_read_irq(isa_pic); |
664 | fde7d5bd | ths | break;
|
665 | fde7d5bd | ths | |
666 | 05b4ff43 | ths | /* SDRAM and Device Address Decode */
|
667 | 05b4ff43 | ths | case GT_SCS0LD:
|
668 | 05b4ff43 | ths | case GT_SCS0HD:
|
669 | 05b4ff43 | ths | case GT_SCS1LD:
|
670 | 05b4ff43 | ths | case GT_SCS1HD:
|
671 | 05b4ff43 | ths | case GT_SCS2LD:
|
672 | 05b4ff43 | ths | case GT_SCS2HD:
|
673 | 05b4ff43 | ths | case GT_SCS3LD:
|
674 | 05b4ff43 | ths | case GT_SCS3HD:
|
675 | 05b4ff43 | ths | case GT_CS0LD:
|
676 | 05b4ff43 | ths | case GT_CS0HD:
|
677 | 05b4ff43 | ths | case GT_CS1LD:
|
678 | 05b4ff43 | ths | case GT_CS1HD:
|
679 | 05b4ff43 | ths | case GT_CS2LD:
|
680 | 05b4ff43 | ths | case GT_CS2HD:
|
681 | 05b4ff43 | ths | case GT_CS3LD:
|
682 | 05b4ff43 | ths | case GT_CS3HD:
|
683 | 05b4ff43 | ths | case GT_BOOTLD:
|
684 | 05b4ff43 | ths | case GT_BOOTHD:
|
685 | 05b4ff43 | ths | case GT_ADERR:
|
686 | 05b4ff43 | ths | val = s->regs[saddr]; |
687 | 05b4ff43 | ths | break;
|
688 | 05b4ff43 | ths | |
689 | 05b4ff43 | ths | /* SDRAM Configuration */
|
690 | 05b4ff43 | ths | case GT_SDRAM_CFG:
|
691 | 05b4ff43 | ths | case GT_SDRAM_OPMODE:
|
692 | 05b4ff43 | ths | case GT_SDRAM_BM:
|
693 | 05b4ff43 | ths | case GT_SDRAM_ADDRDECODE:
|
694 | 05b4ff43 | ths | val = s->regs[saddr]; |
695 | 05b4ff43 | ths | break;
|
696 | 05b4ff43 | ths | |
697 | 0da75eb1 | ths | /* SDRAM Parameters */
|
698 | 0da75eb1 | ths | case GT_SDRAM_B0:
|
699 | 0da75eb1 | ths | case GT_SDRAM_B1:
|
700 | 0da75eb1 | ths | case GT_SDRAM_B2:
|
701 | 0da75eb1 | ths | case GT_SDRAM_B3:
|
702 | 0da75eb1 | ths | /* We don't simulate electrical parameters of the SDRAM.
|
703 | 0da75eb1 | ths | Just return the last written value. */
|
704 | 0da75eb1 | ths | val = s->regs[saddr]; |
705 | 0da75eb1 | ths | break;
|
706 | 0da75eb1 | ths | |
707 | 05b4ff43 | ths | /* Device Parameters */
|
708 | 05b4ff43 | ths | case GT_DEV_B0:
|
709 | 05b4ff43 | ths | case GT_DEV_B1:
|
710 | 05b4ff43 | ths | case GT_DEV_B2:
|
711 | 05b4ff43 | ths | case GT_DEV_B3:
|
712 | 05b4ff43 | ths | case GT_DEV_BOOT:
|
713 | 05b4ff43 | ths | val = s->regs[saddr]; |
714 | 05b4ff43 | ths | break;
|
715 | 05b4ff43 | ths | |
716 | 05b4ff43 | ths | /* DMA Record */
|
717 | 05b4ff43 | ths | case GT_DMA0_CNT:
|
718 | 05b4ff43 | ths | case GT_DMA1_CNT:
|
719 | 05b4ff43 | ths | case GT_DMA2_CNT:
|
720 | 05b4ff43 | ths | case GT_DMA3_CNT:
|
721 | 05b4ff43 | ths | case GT_DMA0_SA:
|
722 | 05b4ff43 | ths | case GT_DMA1_SA:
|
723 | 05b4ff43 | ths | case GT_DMA2_SA:
|
724 | 05b4ff43 | ths | case GT_DMA3_SA:
|
725 | 05b4ff43 | ths | case GT_DMA0_DA:
|
726 | 05b4ff43 | ths | case GT_DMA1_DA:
|
727 | 05b4ff43 | ths | case GT_DMA2_DA:
|
728 | 05b4ff43 | ths | case GT_DMA3_DA:
|
729 | 05b4ff43 | ths | case GT_DMA0_NEXT:
|
730 | 05b4ff43 | ths | case GT_DMA1_NEXT:
|
731 | 05b4ff43 | ths | case GT_DMA2_NEXT:
|
732 | 05b4ff43 | ths | case GT_DMA3_NEXT:
|
733 | 05b4ff43 | ths | case GT_DMA0_CUR:
|
734 | 05b4ff43 | ths | case GT_DMA1_CUR:
|
735 | 05b4ff43 | ths | case GT_DMA2_CUR:
|
736 | 05b4ff43 | ths | case GT_DMA3_CUR:
|
737 | 05b4ff43 | ths | val = s->regs[saddr]; |
738 | 05b4ff43 | ths | break;
|
739 | 05b4ff43 | ths | |
740 | 05b4ff43 | ths | /* DMA Channel Control */
|
741 | 05b4ff43 | ths | case GT_DMA0_CTRL:
|
742 | 05b4ff43 | ths | case GT_DMA1_CTRL:
|
743 | 05b4ff43 | ths | case GT_DMA2_CTRL:
|
744 | 05b4ff43 | ths | case GT_DMA3_CTRL:
|
745 | 05b4ff43 | ths | val = s->regs[saddr]; |
746 | 05b4ff43 | ths | break;
|
747 | 05b4ff43 | ths | |
748 | 05b4ff43 | ths | /* DMA Arbiter */
|
749 | 05b4ff43 | ths | case GT_DMA_ARB:
|
750 | 05b4ff43 | ths | val = s->regs[saddr]; |
751 | 05b4ff43 | ths | break;
|
752 | 05b4ff43 | ths | |
753 | 05b4ff43 | ths | /* Timer/Counter */
|
754 | 05b4ff43 | ths | case GT_TC0:
|
755 | 05b4ff43 | ths | case GT_TC1:
|
756 | 05b4ff43 | ths | case GT_TC2:
|
757 | 05b4ff43 | ths | case GT_TC3:
|
758 | 05b4ff43 | ths | case GT_TC_CONTROL:
|
759 | 05b4ff43 | ths | val = s->regs[saddr]; |
760 | 05b4ff43 | ths | break;
|
761 | 05b4ff43 | ths | |
762 | fde7d5bd | ths | /* PCI Internal */
|
763 | fde7d5bd | ths | case GT_PCI0_CFGADDR:
|
764 | fde7d5bd | ths | val = s->pci->config_reg; |
765 | fde7d5bd | ths | break;
|
766 | fde7d5bd | ths | case GT_PCI0_CFGDATA:
|
767 | 1931e260 | ths | val = pci_host_data_readl(s->pci, 0);
|
768 | 05b4ff43 | ths | break;
|
769 | 05b4ff43 | ths | |
770 | 05b4ff43 | ths | case GT_PCI0_CMD:
|
771 | 05b4ff43 | ths | case GT_PCI0_TOR:
|
772 | 05b4ff43 | ths | case GT_PCI0_BS_SCS10:
|
773 | 05b4ff43 | ths | case GT_PCI0_BS_SCS32:
|
774 | 05b4ff43 | ths | case GT_PCI0_BS_CS20:
|
775 | 05b4ff43 | ths | case GT_PCI0_BS_CS3BT:
|
776 | 05b4ff43 | ths | case GT_PCI1_IACK:
|
777 | 05b4ff43 | ths | case GT_PCI0_BARE:
|
778 | 05b4ff43 | ths | case GT_PCI0_PREFMBR:
|
779 | 05b4ff43 | ths | case GT_PCI0_SCS10_BAR:
|
780 | 05b4ff43 | ths | case GT_PCI0_SCS32_BAR:
|
781 | 05b4ff43 | ths | case GT_PCI0_CS20_BAR:
|
782 | 05b4ff43 | ths | case GT_PCI0_CS3BT_BAR:
|
783 | 05b4ff43 | ths | case GT_PCI0_SSCS10_BAR:
|
784 | 05b4ff43 | ths | case GT_PCI0_SSCS32_BAR:
|
785 | 05b4ff43 | ths | case GT_PCI0_SCS3BT_BAR:
|
786 | 05b4ff43 | ths | case GT_PCI1_CMD:
|
787 | 05b4ff43 | ths | case GT_PCI1_TOR:
|
788 | 05b4ff43 | ths | case GT_PCI1_BS_SCS10:
|
789 | 05b4ff43 | ths | case GT_PCI1_BS_SCS32:
|
790 | 05b4ff43 | ths | case GT_PCI1_BS_CS20:
|
791 | 05b4ff43 | ths | case GT_PCI1_BS_CS3BT:
|
792 | 05b4ff43 | ths | case GT_PCI1_BARE:
|
793 | 05b4ff43 | ths | case GT_PCI1_PREFMBR:
|
794 | 05b4ff43 | ths | case GT_PCI1_SCS10_BAR:
|
795 | 05b4ff43 | ths | case GT_PCI1_SCS32_BAR:
|
796 | 05b4ff43 | ths | case GT_PCI1_CS20_BAR:
|
797 | 05b4ff43 | ths | case GT_PCI1_CS3BT_BAR:
|
798 | 05b4ff43 | ths | case GT_PCI1_SSCS10_BAR:
|
799 | 05b4ff43 | ths | case GT_PCI1_SSCS32_BAR:
|
800 | 05b4ff43 | ths | case GT_PCI1_SCS3BT_BAR:
|
801 | 05b4ff43 | ths | case GT_PCI1_CFGADDR:
|
802 | 05b4ff43 | ths | case GT_PCI1_CFGDATA:
|
803 | 05b4ff43 | ths | val = s->regs[saddr]; |
804 | 05b4ff43 | ths | break;
|
805 | 05b4ff43 | ths | |
806 | 05b4ff43 | ths | /* Interrupts */
|
807 | 05b4ff43 | ths | case GT_INTRCAUSE:
|
808 | 05b4ff43 | ths | val = s->regs[saddr]; |
809 | 05b4ff43 | ths | dprintf("INTRCAUSE %x\n", val);
|
810 | 05b4ff43 | ths | break;
|
811 | 05b4ff43 | ths | case GT_INTRMASK:
|
812 | 05b4ff43 | ths | val = s->regs[saddr]; |
813 | 05b4ff43 | ths | dprintf("INTRMASK %x\n", val);
|
814 | 05b4ff43 | ths | break;
|
815 | 05b4ff43 | ths | case GT_PCI0_ICMASK:
|
816 | 05b4ff43 | ths | val = s->regs[saddr]; |
817 | 05b4ff43 | ths | dprintf("ICMASK %x\n", val);
|
818 | 05b4ff43 | ths | break;
|
819 | 05b4ff43 | ths | case GT_PCI0_SERR0MASK:
|
820 | 05b4ff43 | ths | val = s->regs[saddr]; |
821 | 05b4ff43 | ths | dprintf("SERR0MASK %x\n", val);
|
822 | 05b4ff43 | ths | break;
|
823 | 05b4ff43 | ths | |
824 | 05b4ff43 | ths | /* Reserved when only PCI_0 is configured. */
|
825 | 05b4ff43 | ths | case GT_HINTRCAUSE:
|
826 | 05b4ff43 | ths | case GT_CPU_INTSEL:
|
827 | 05b4ff43 | ths | case GT_PCI0_INTSEL:
|
828 | 05b4ff43 | ths | case GT_HINTRMASK:
|
829 | 05b4ff43 | ths | case GT_PCI0_HICMASK:
|
830 | 05b4ff43 | ths | case GT_PCI1_SERR1MASK:
|
831 | 05b4ff43 | ths | val = s->regs[saddr]; |
832 | fde7d5bd | ths | break;
|
833 | fde7d5bd | ths | |
834 | fde7d5bd | ths | default:
|
835 | fde7d5bd | ths | val = s->regs[saddr]; |
836 | 05b4ff43 | ths | dprintf ("Bad register offset 0x%x\n", (int)addr); |
837 | fde7d5bd | ths | break;
|
838 | fde7d5bd | ths | } |
839 | fde7d5bd | ths | |
840 | 1931e260 | ths | if (!(s->regs[GT_PCI0_CMD] & 1)) |
841 | 1931e260 | ths | val = bswap32(val); |
842 | 1931e260 | ths | |
843 | 05b4ff43 | ths | return val;
|
844 | fde7d5bd | ths | } |
845 | fde7d5bd | ths | |
846 | fde7d5bd | ths | static CPUWriteMemoryFunc *gt64120_write[] = {
|
847 | fde7d5bd | ths | >64120_writel, |
848 | fde7d5bd | ths | >64120_writel, |
849 | fde7d5bd | ths | >64120_writel, |
850 | fde7d5bd | ths | }; |
851 | fde7d5bd | ths | |
852 | fde7d5bd | ths | static CPUReadMemoryFunc *gt64120_read[] = {
|
853 | fde7d5bd | ths | >64120_readl, |
854 | fde7d5bd | ths | >64120_readl, |
855 | fde7d5bd | ths | >64120_readl, |
856 | fde7d5bd | ths | }; |
857 | fde7d5bd | ths | |
858 | fde7d5bd | ths | static int pci_gt64120_map_irq(PCIDevice *pci_dev, int irq_num) |
859 | fde7d5bd | ths | { |
860 | fde7d5bd | ths | int slot;
|
861 | fde7d5bd | ths | |
862 | fde7d5bd | ths | slot = (pci_dev->devfn >> 3);
|
863 | fde7d5bd | ths | |
864 | fde7d5bd | ths | switch (slot) {
|
865 | fde7d5bd | ths | /* PIIX4 USB */
|
866 | fde7d5bd | ths | case 10: |
867 | fde7d5bd | ths | return 3; |
868 | fde7d5bd | ths | /* AMD 79C973 Ethernet */
|
869 | fde7d5bd | ths | case 11: |
870 | d4a4d056 | ths | return 1; |
871 | fde7d5bd | ths | /* Crystal 4281 Sound */
|
872 | fde7d5bd | ths | case 12: |
873 | d4a4d056 | ths | return 2; |
874 | fde7d5bd | ths | /* PCI slot 1 to 4 */
|
875 | fde7d5bd | ths | case 18 ... 21: |
876 | fde7d5bd | ths | return ((slot - 18) + irq_num) & 0x03; |
877 | fde7d5bd | ths | /* Unknown device, don't do any translation */
|
878 | fde7d5bd | ths | default:
|
879 | fde7d5bd | ths | return irq_num;
|
880 | fde7d5bd | ths | } |
881 | fde7d5bd | ths | } |
882 | fde7d5bd | ths | |
883 | fde7d5bd | ths | extern PCIDevice *piix4_dev;
|
884 | fde7d5bd | ths | static int pci_irq_levels[4]; |
885 | fde7d5bd | ths | |
886 | d537cf6c | pbrook | static void pci_gt64120_set_irq(qemu_irq *pic, int irq_num, int level) |
887 | fde7d5bd | ths | { |
888 | fde7d5bd | ths | int i, pic_irq, pic_level;
|
889 | fde7d5bd | ths | |
890 | fde7d5bd | ths | pci_irq_levels[irq_num] = level; |
891 | fde7d5bd | ths | |
892 | fde7d5bd | ths | /* now we change the pic irq level according to the piix irq mappings */
|
893 | fde7d5bd | ths | /* XXX: optimize */
|
894 | fde7d5bd | ths | pic_irq = piix4_dev->config[0x60 + irq_num];
|
895 | fde7d5bd | ths | if (pic_irq < 16) { |
896 | fde7d5bd | ths | /* The pic level is the logical OR of all the PCI irqs mapped
|
897 | fde7d5bd | ths | to it */
|
898 | fde7d5bd | ths | pic_level = 0;
|
899 | fde7d5bd | ths | for (i = 0; i < 4; i++) { |
900 | fde7d5bd | ths | if (pic_irq == piix4_dev->config[0x60 + i]) |
901 | fde7d5bd | ths | pic_level |= pci_irq_levels[i]; |
902 | fde7d5bd | ths | } |
903 | d537cf6c | pbrook | qemu_set_irq(pic[pic_irq], pic_level); |
904 | fde7d5bd | ths | } |
905 | fde7d5bd | ths | } |
906 | fde7d5bd | ths | |
907 | fde7d5bd | ths | |
908 | fde7d5bd | ths | void gt64120_reset(void *opaque) |
909 | fde7d5bd | ths | { |
910 | fde7d5bd | ths | GT64120State *s = opaque; |
911 | fde7d5bd | ths | |
912 | 30b6f3a8 | ths | /* FIXME: Malta specific hw assumptions ahead */
|
913 | 30b6f3a8 | ths | |
914 | fde7d5bd | ths | /* CPU Configuration */
|
915 | fde7d5bd | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
916 | fde7d5bd | ths | s->regs[GT_CPU] = 0x00000000;
|
917 | fde7d5bd | ths | #else
|
918 | bc687ec9 | ths | s->regs[GT_CPU] = 0x00001000;
|
919 | fde7d5bd | ths | #endif
|
920 | 30b6f3a8 | ths | s->regs[GT_MULTI] = 0x00000003;
|
921 | 30b6f3a8 | ths | |
922 | 30b6f3a8 | ths | /* CPU Address decode */
|
923 | 30b6f3a8 | ths | s->regs[GT_SCS10LD] = 0x00000000;
|
924 | 30b6f3a8 | ths | s->regs[GT_SCS10HD] = 0x00000007;
|
925 | 30b6f3a8 | ths | s->regs[GT_SCS32LD] = 0x00000008;
|
926 | 30b6f3a8 | ths | s->regs[GT_SCS32HD] = 0x0000000f;
|
927 | 30b6f3a8 | ths | s->regs[GT_CS20LD] = 0x000000e0;
|
928 | 30b6f3a8 | ths | s->regs[GT_CS20HD] = 0x00000070;
|
929 | 30b6f3a8 | ths | s->regs[GT_CS3BOOTLD] = 0x000000f8;
|
930 | 30b6f3a8 | ths | s->regs[GT_CS3BOOTHD] = 0x0000007f;
|
931 | fde7d5bd | ths | |
932 | fde7d5bd | ths | s->regs[GT_PCI0IOLD] = 0x00000080;
|
933 | fde7d5bd | ths | s->regs[GT_PCI0IOHD] = 0x0000000f;
|
934 | fde7d5bd | ths | s->regs[GT_PCI0M0LD] = 0x00000090;
|
935 | fde7d5bd | ths | s->regs[GT_PCI0M0HD] = 0x0000001f;
|
936 | 30b6f3a8 | ths | s->regs[GT_ISD] = 0x000000a0;
|
937 | fde7d5bd | ths | s->regs[GT_PCI0M1LD] = 0x00000790;
|
938 | fde7d5bd | ths | s->regs[GT_PCI0M1HD] = 0x0000001f;
|
939 | fde7d5bd | ths | s->regs[GT_PCI1IOLD] = 0x00000100;
|
940 | fde7d5bd | ths | s->regs[GT_PCI1IOHD] = 0x0000000f;
|
941 | fde7d5bd | ths | s->regs[GT_PCI1M0LD] = 0x00000110;
|
942 | fde7d5bd | ths | s->regs[GT_PCI1M0HD] = 0x0000001f;
|
943 | fde7d5bd | ths | s->regs[GT_PCI1M1LD] = 0x00000120;
|
944 | fde7d5bd | ths | s->regs[GT_PCI1M1HD] = 0x0000002f;
|
945 | 30b6f3a8 | ths | |
946 | 30b6f3a8 | ths | s->regs[GT_SCS10AR] = 0x00000000;
|
947 | 30b6f3a8 | ths | s->regs[GT_SCS32AR] = 0x00000008;
|
948 | 30b6f3a8 | ths | s->regs[GT_CS20R] = 0x000000e0;
|
949 | 30b6f3a8 | ths | s->regs[GT_CS3BOOTR] = 0x000000f8;
|
950 | 30b6f3a8 | ths | |
951 | fde7d5bd | ths | s->regs[GT_PCI0IOREMAP] = 0x00000080;
|
952 | fde7d5bd | ths | s->regs[GT_PCI0M0REMAP] = 0x00000090;
|
953 | fde7d5bd | ths | s->regs[GT_PCI0M1REMAP] = 0x00000790;
|
954 | fde7d5bd | ths | s->regs[GT_PCI1IOREMAP] = 0x00000100;
|
955 | fde7d5bd | ths | s->regs[GT_PCI1M0REMAP] = 0x00000110;
|
956 | fde7d5bd | ths | s->regs[GT_PCI1M1REMAP] = 0x00000120;
|
957 | fde7d5bd | ths | |
958 | fde7d5bd | ths | /* CPU Error Report */
|
959 | fde7d5bd | ths | s->regs[GT_CPUERR_ADDRLO] = 0x00000000;
|
960 | fde7d5bd | ths | s->regs[GT_CPUERR_ADDRHI] = 0x00000000;
|
961 | fde7d5bd | ths | s->regs[GT_CPUERR_DATALO] = 0xffffffff;
|
962 | fde7d5bd | ths | s->regs[GT_CPUERR_DATAHI] = 0xffffffff;
|
963 | fde7d5bd | ths | s->regs[GT_CPUERR_PARITY] = 0x000000ff;
|
964 | fde7d5bd | ths | |
965 | 30b6f3a8 | ths | /* CPU Sync Barrier */
|
966 | 30b6f3a8 | ths | s->regs[GT_PCI0SYNC] = 0x00000000;
|
967 | 30b6f3a8 | ths | s->regs[GT_PCI1SYNC] = 0x00000000;
|
968 | 30b6f3a8 | ths | |
969 | 30b6f3a8 | ths | /* SDRAM and Device Address Decode */
|
970 | 30b6f3a8 | ths | s->regs[GT_SCS0LD] = 0x00000000;
|
971 | 30b6f3a8 | ths | s->regs[GT_SCS0HD] = 0x00000007;
|
972 | 30b6f3a8 | ths | s->regs[GT_SCS1LD] = 0x00000008;
|
973 | 30b6f3a8 | ths | s->regs[GT_SCS1HD] = 0x0000000f;
|
974 | 30b6f3a8 | ths | s->regs[GT_SCS2LD] = 0x00000010;
|
975 | 30b6f3a8 | ths | s->regs[GT_SCS2HD] = 0x00000017;
|
976 | 30b6f3a8 | ths | s->regs[GT_SCS3LD] = 0x00000018;
|
977 | 30b6f3a8 | ths | s->regs[GT_SCS3HD] = 0x0000001f;
|
978 | 30b6f3a8 | ths | s->regs[GT_CS0LD] = 0x000000c0;
|
979 | 30b6f3a8 | ths | s->regs[GT_CS0HD] = 0x000000c7;
|
980 | 30b6f3a8 | ths | s->regs[GT_CS1LD] = 0x000000c8;
|
981 | 30b6f3a8 | ths | s->regs[GT_CS1HD] = 0x000000cf;
|
982 | 30b6f3a8 | ths | s->regs[GT_CS2LD] = 0x000000d0;
|
983 | 30b6f3a8 | ths | s->regs[GT_CS2HD] = 0x000000df;
|
984 | 30b6f3a8 | ths | s->regs[GT_CS3LD] = 0x000000f0;
|
985 | 30b6f3a8 | ths | s->regs[GT_CS3HD] = 0x000000fb;
|
986 | 30b6f3a8 | ths | s->regs[GT_BOOTLD] = 0x000000fc;
|
987 | 30b6f3a8 | ths | s->regs[GT_BOOTHD] = 0x000000ff;
|
988 | 30b6f3a8 | ths | s->regs[GT_ADERR] = 0xffffffff;
|
989 | 30b6f3a8 | ths | |
990 | 30b6f3a8 | ths | /* SDRAM Configuration */
|
991 | 30b6f3a8 | ths | s->regs[GT_SDRAM_CFG] = 0x00000200;
|
992 | 30b6f3a8 | ths | s->regs[GT_SDRAM_OPMODE] = 0x00000000;
|
993 | 30b6f3a8 | ths | s->regs[GT_SDRAM_BM] = 0x00000007;
|
994 | 30b6f3a8 | ths | s->regs[GT_SDRAM_ADDRDECODE] = 0x00000002;
|
995 | 30b6f3a8 | ths | |
996 | 30b6f3a8 | ths | /* SDRAM Parameters */
|
997 | 30b6f3a8 | ths | s->regs[GT_SDRAM_B0] = 0x00000005;
|
998 | 30b6f3a8 | ths | s->regs[GT_SDRAM_B1] = 0x00000005;
|
999 | 30b6f3a8 | ths | s->regs[GT_SDRAM_B2] = 0x00000005;
|
1000 | 30b6f3a8 | ths | s->regs[GT_SDRAM_B3] = 0x00000005;
|
1001 | 30b6f3a8 | ths | |
1002 | fde7d5bd | ths | /* ECC */
|
1003 | fde7d5bd | ths | s->regs[GT_ECC_ERRDATALO] = 0x00000000;
|
1004 | fde7d5bd | ths | s->regs[GT_ECC_ERRDATAHI] = 0x00000000;
|
1005 | fde7d5bd | ths | s->regs[GT_ECC_MEM] = 0x00000000;
|
1006 | fde7d5bd | ths | s->regs[GT_ECC_CALC] = 0x00000000;
|
1007 | fde7d5bd | ths | s->regs[GT_ECC_ERRADDR] = 0x00000000;
|
1008 | fde7d5bd | ths | |
1009 | 30b6f3a8 | ths | /* Device Parameters */
|
1010 | 30b6f3a8 | ths | s->regs[GT_DEV_B0] = 0x386fffff;
|
1011 | 30b6f3a8 | ths | s->regs[GT_DEV_B1] = 0x386fffff;
|
1012 | 30b6f3a8 | ths | s->regs[GT_DEV_B2] = 0x386fffff;
|
1013 | 30b6f3a8 | ths | s->regs[GT_DEV_B3] = 0x386fffff;
|
1014 | 30b6f3a8 | ths | s->regs[GT_DEV_BOOT] = 0x146fffff;
|
1015 | 0da75eb1 | ths | |
1016 | 30b6f3a8 | ths | /* DMA registers are all zeroed at reset */
|
1017 | 30b6f3a8 | ths | |
1018 | 30b6f3a8 | ths | /* Timer/Counter */
|
1019 | 30b6f3a8 | ths | s->regs[GT_TC0] = 0xffffffff;
|
1020 | 30b6f3a8 | ths | s->regs[GT_TC1] = 0x00ffffff;
|
1021 | 30b6f3a8 | ths | s->regs[GT_TC2] = 0x00ffffff;
|
1022 | 30b6f3a8 | ths | s->regs[GT_TC3] = 0x00ffffff;
|
1023 | 30b6f3a8 | ths | s->regs[GT_TC_CONTROL] = 0x00000000;
|
1024 | 30b6f3a8 | ths | |
1025 | 30b6f3a8 | ths | /* PCI Internal */
|
1026 | fde7d5bd | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
1027 | fde7d5bd | ths | s->regs[GT_PCI0_CMD] = 0x00000000;
|
1028 | fde7d5bd | ths | #else
|
1029 | fde7d5bd | ths | s->regs[GT_PCI0_CMD] = 0x00010001;
|
1030 | fde7d5bd | ths | #endif
|
1031 | 30b6f3a8 | ths | s->regs[GT_PCI0_TOR] = 0x0000070f;
|
1032 | 30b6f3a8 | ths | s->regs[GT_PCI0_BS_SCS10] = 0x00fff000;
|
1033 | 30b6f3a8 | ths | s->regs[GT_PCI0_BS_SCS32] = 0x00fff000;
|
1034 | 30b6f3a8 | ths | s->regs[GT_PCI0_BS_CS20] = 0x01fff000;
|
1035 | 30b6f3a8 | ths | s->regs[GT_PCI0_BS_CS3BT] = 0x00fff000;
|
1036 | fde7d5bd | ths | s->regs[GT_PCI1_IACK] = 0x00000000;
|
1037 | 30b6f3a8 | ths | s->regs[GT_PCI0_IACK] = 0x00000000;
|
1038 | 30b6f3a8 | ths | s->regs[GT_PCI0_BARE] = 0x0000000f;
|
1039 | 30b6f3a8 | ths | s->regs[GT_PCI0_PREFMBR] = 0x00000040;
|
1040 | 30b6f3a8 | ths | s->regs[GT_PCI0_SCS10_BAR] = 0x00000000;
|
1041 | 30b6f3a8 | ths | s->regs[GT_PCI0_SCS32_BAR] = 0x01000000;
|
1042 | 30b6f3a8 | ths | s->regs[GT_PCI0_CS20_BAR] = 0x1c000000;
|
1043 | 30b6f3a8 | ths | s->regs[GT_PCI0_CS3BT_BAR] = 0x1f000000;
|
1044 | 30b6f3a8 | ths | s->regs[GT_PCI0_SSCS10_BAR] = 0x00000000;
|
1045 | 30b6f3a8 | ths | s->regs[GT_PCI0_SSCS32_BAR] = 0x01000000;
|
1046 | 30b6f3a8 | ths | s->regs[GT_PCI0_SCS3BT_BAR] = 0x1f000000;
|
1047 | 30b6f3a8 | ths | #ifdef TARGET_WORDS_BIGENDIAN
|
1048 | 30b6f3a8 | ths | s->regs[GT_PCI1_CMD] = 0x00000000;
|
1049 | 30b6f3a8 | ths | #else
|
1050 | 30b6f3a8 | ths | s->regs[GT_PCI1_CMD] = 0x00010001;
|
1051 | 30b6f3a8 | ths | #endif
|
1052 | 30b6f3a8 | ths | s->regs[GT_PCI1_TOR] = 0x0000070f;
|
1053 | 30b6f3a8 | ths | s->regs[GT_PCI1_BS_SCS10] = 0x00fff000;
|
1054 | 30b6f3a8 | ths | s->regs[GT_PCI1_BS_SCS32] = 0x00fff000;
|
1055 | 30b6f3a8 | ths | s->regs[GT_PCI1_BS_CS20] = 0x01fff000;
|
1056 | 30b6f3a8 | ths | s->regs[GT_PCI1_BS_CS3BT] = 0x00fff000;
|
1057 | 30b6f3a8 | ths | s->regs[GT_PCI1_BARE] = 0x0000000f;
|
1058 | 30b6f3a8 | ths | s->regs[GT_PCI1_PREFMBR] = 0x00000040;
|
1059 | 30b6f3a8 | ths | s->regs[GT_PCI1_SCS10_BAR] = 0x00000000;
|
1060 | 30b6f3a8 | ths | s->regs[GT_PCI1_SCS32_BAR] = 0x01000000;
|
1061 | 30b6f3a8 | ths | s->regs[GT_PCI1_CS20_BAR] = 0x1c000000;
|
1062 | 30b6f3a8 | ths | s->regs[GT_PCI1_CS3BT_BAR] = 0x1f000000;
|
1063 | 30b6f3a8 | ths | s->regs[GT_PCI1_SSCS10_BAR] = 0x00000000;
|
1064 | 30b6f3a8 | ths | s->regs[GT_PCI1_SSCS32_BAR] = 0x01000000;
|
1065 | 30b6f3a8 | ths | s->regs[GT_PCI1_SCS3BT_BAR] = 0x1f000000;
|
1066 | 30b6f3a8 | ths | s->regs[GT_PCI1_CFGADDR] = 0x00000000;
|
1067 | 30b6f3a8 | ths | s->regs[GT_PCI1_CFGDATA] = 0x00000000;
|
1068 | 30b6f3a8 | ths | s->regs[GT_PCI0_CFGADDR] = 0x00000000;
|
1069 | 30b6f3a8 | ths | s->regs[GT_PCI0_CFGDATA] = 0x00000000;
|
1070 | 30b6f3a8 | ths | |
1071 | 30b6f3a8 | ths | /* Interrupt registers are all zeroed at reset */
|
1072 | fde7d5bd | ths | |
1073 | a0a8793e | ths | gt64120_isd_mapping(s); |
1074 | 9414cc6f | ths | gt64120_pci_mapping(s); |
1075 | fde7d5bd | ths | } |
1076 | fde7d5bd | ths | |
1077 | bc687ec9 | ths | static uint32_t gt64120_read_config(PCIDevice *d, uint32_t address, int len) |
1078 | bc687ec9 | ths | { |
1079 | 1931e260 | ths | return pci_default_read_config(d, address, len);
|
1080 | bc687ec9 | ths | } |
1081 | bc687ec9 | ths | |
1082 | bc687ec9 | ths | static void gt64120_write_config(PCIDevice *d, uint32_t address, uint32_t val, |
1083 | bc687ec9 | ths | int len)
|
1084 | bc687ec9 | ths | { |
1085 | bc687ec9 | ths | pci_default_write_config(d, address, val, len); |
1086 | bc687ec9 | ths | } |
1087 | bc687ec9 | ths | |
1088 | 1823082c | ths | static void gt64120_save(QEMUFile* f, void *opaque) |
1089 | 1823082c | ths | { |
1090 | 1823082c | ths | PCIDevice *d = opaque; |
1091 | 1823082c | ths | pci_device_save(d, f); |
1092 | 1823082c | ths | } |
1093 | 1823082c | ths | |
1094 | 1823082c | ths | static int gt64120_load(QEMUFile* f, void *opaque, int version_id) |
1095 | 1823082c | ths | { |
1096 | 1823082c | ths | PCIDevice *d = opaque; |
1097 | 1823082c | ths | int ret;
|
1098 | 1823082c | ths | |
1099 | 1823082c | ths | if (version_id != 1) |
1100 | 1823082c | ths | return -EINVAL;
|
1101 | 1823082c | ths | ret = pci_device_load(d, f); |
1102 | 1823082c | ths | if (ret < 0) |
1103 | 1823082c | ths | return ret;
|
1104 | 1823082c | ths | return 0; |
1105 | 1823082c | ths | } |
1106 | 1823082c | ths | |
1107 | d537cf6c | pbrook | PCIBus *pci_gt64120_init(qemu_irq *pic) |
1108 | fde7d5bd | ths | { |
1109 | fde7d5bd | ths | GT64120State *s; |
1110 | fde7d5bd | ths | PCIDevice *d; |
1111 | fde7d5bd | ths | |
1112 | fde7d5bd | ths | s = qemu_mallocz(sizeof(GT64120State));
|
1113 | fde7d5bd | ths | s->pci = qemu_mallocz(sizeof(GT64120PCIState));
|
1114 | 9414cc6f | ths | |
1115 | fde7d5bd | ths | s->pci->bus = pci_register_bus(pci_gt64120_set_irq, pci_gt64120_map_irq, |
1116 | fde7d5bd | ths | pic, 144, 4); |
1117 | a0a8793e | ths | s->ISD_handle = cpu_register_io_memory(0, gt64120_read, gt64120_write, s);
|
1118 | fde7d5bd | ths | d = pci_register_device(s->pci->bus, "GT64120 PCI Bus", sizeof(PCIDevice), |
1119 | bc687ec9 | ths | 0, gt64120_read_config, gt64120_write_config);
|
1120 | fde7d5bd | ths | |
1121 | 0f78cf0c | ths | /* FIXME: Malta specific hw assumptions ahead */
|
1122 | 0f78cf0c | ths | |
1123 | a0a8793e | ths | d->config[0x00] = 0xab; /* vendor_id */ |
1124 | fde7d5bd | ths | d->config[0x01] = 0x11; |
1125 | a0a8793e | ths | d->config[0x02] = 0x20; /* device_id */ |
1126 | bc687ec9 | ths | d->config[0x03] = 0x46; |
1127 | 0f78cf0c | ths | |
1128 | 0f78cf0c | ths | d->config[0x04] = 0x00; |
1129 | fde7d5bd | ths | d->config[0x05] = 0x00; |
1130 | fde7d5bd | ths | d->config[0x06] = 0x80; |
1131 | 0f78cf0c | ths | d->config[0x07] = 0x02; |
1132 | 0f78cf0c | ths | |
1133 | fde7d5bd | ths | d->config[0x08] = 0x10; |
1134 | fde7d5bd | ths | d->config[0x09] = 0x00; |
1135 | 0f78cf0c | ths | d->config[0x0A] = 0x00; |
1136 | 0f78cf0c | ths | d->config[0x0B] = 0x06; |
1137 | 0f78cf0c | ths | |
1138 | 0f78cf0c | ths | d->config[0x10] = 0x08; |
1139 | 0f78cf0c | ths | d->config[0x14] = 0x08; |
1140 | 0f78cf0c | ths | d->config[0x17] = 0x01; |
1141 | fde7d5bd | ths | d->config[0x1B] = 0x1c; |
1142 | fde7d5bd | ths | d->config[0x1F] = 0x1f; |
1143 | fde7d5bd | ths | d->config[0x23] = 0x14; |
1144 | 0f78cf0c | ths | d->config[0x24] = 0x01; |
1145 | fde7d5bd | ths | d->config[0x27] = 0x14; |
1146 | fde7d5bd | ths | d->config[0x3D] = 0x01; |
1147 | fde7d5bd | ths | |
1148 | a0a8793e | ths | gt64120_reset(s); |
1149 | a0a8793e | ths | |
1150 | 1823082c | ths | register_savevm("GT64120 PCI Bus", 0, 1, gt64120_save, gt64120_load, d); |
1151 | 1823082c | ths | |
1152 | fde7d5bd | ths | return s->pci->bus;
|
1153 | fde7d5bd | ths | } |