root / hw / pxa.h @ e4c7d2ae
History | View | Annotate | Download (5.9 kB)
1 | c1713132 | balrog | /*
|
---|---|---|---|
2 | c1713132 | balrog | * Intel XScale PXA255/270 processor support.
|
3 | c1713132 | balrog | *
|
4 | c1713132 | balrog | * Copyright (c) 2006 Openedhand Ltd.
|
5 | c1713132 | balrog | * Written by Andrzej Zaborowski <balrog@zabor.org>
|
6 | c1713132 | balrog | *
|
7 | 3efda49d | balrog | * This code is licenced under the GNU GPL v2.
|
8 | c1713132 | balrog | */
|
9 | c1713132 | balrog | #ifndef PXA_H
|
10 | c1713132 | balrog | # define PXA_H "pxa.h" |
11 | c1713132 | balrog | |
12 | c1713132 | balrog | /* Interrupt numbers */
|
13 | c1713132 | balrog | # define PXA2XX_PIC_SSP3 0 |
14 | c1713132 | balrog | # define PXA2XX_PIC_USBH2 2 |
15 | c1713132 | balrog | # define PXA2XX_PIC_USBH1 3 |
16 | 31b87f2e | balrog | # define PXA2XX_PIC_KEYPAD 4 |
17 | c1713132 | balrog | # define PXA2XX_PIC_PWRI2C 6 |
18 | c1713132 | balrog | # define PXA25X_PIC_HWUART 7 |
19 | c1713132 | balrog | # define PXA27X_PIC_OST_4_11 7 |
20 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_0 8 |
21 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_1 9 |
22 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_X 10 |
23 | c1713132 | balrog | # define PXA2XX_PIC_I2S 13 |
24 | c1713132 | balrog | # define PXA26X_PIC_ASSP 15 |
25 | c1713132 | balrog | # define PXA25X_PIC_NSSP 16 |
26 | c1713132 | balrog | # define PXA27X_PIC_SSP2 16 |
27 | c1713132 | balrog | # define PXA2XX_PIC_LCD 17 |
28 | c1713132 | balrog | # define PXA2XX_PIC_I2C 18 |
29 | c1713132 | balrog | # define PXA2XX_PIC_ICP 19 |
30 | c1713132 | balrog | # define PXA2XX_PIC_STUART 20 |
31 | c1713132 | balrog | # define PXA2XX_PIC_BTUART 21 |
32 | c1713132 | balrog | # define PXA2XX_PIC_FFUART 22 |
33 | c1713132 | balrog | # define PXA2XX_PIC_MMC 23 |
34 | c1713132 | balrog | # define PXA2XX_PIC_SSP 24 |
35 | c1713132 | balrog | # define PXA2XX_PIC_DMA 25 |
36 | c1713132 | balrog | # define PXA2XX_PIC_OST_0 26 |
37 | c1713132 | balrog | # define PXA2XX_PIC_RTC1HZ 30 |
38 | c1713132 | balrog | # define PXA2XX_PIC_RTCALARM 31 |
39 | c1713132 | balrog | |
40 | c1713132 | balrog | /* DMA requests */
|
41 | c1713132 | balrog | # define PXA2XX_RX_RQ_I2S 2 |
42 | c1713132 | balrog | # define PXA2XX_TX_RQ_I2S 3 |
43 | c1713132 | balrog | # define PXA2XX_RX_RQ_BTUART 4 |
44 | c1713132 | balrog | # define PXA2XX_TX_RQ_BTUART 5 |
45 | c1713132 | balrog | # define PXA2XX_RX_RQ_FFUART 6 |
46 | c1713132 | balrog | # define PXA2XX_TX_RQ_FFUART 7 |
47 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP1 13 |
48 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP1 14 |
49 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP2 15 |
50 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP2 16 |
51 | c1713132 | balrog | # define PXA2XX_RX_RQ_ICP 17 |
52 | c1713132 | balrog | # define PXA2XX_TX_RQ_ICP 18 |
53 | c1713132 | balrog | # define PXA2XX_RX_RQ_STUART 19 |
54 | c1713132 | balrog | # define PXA2XX_TX_RQ_STUART 20 |
55 | c1713132 | balrog | # define PXA2XX_RX_RQ_MMCI 21 |
56 | c1713132 | balrog | # define PXA2XX_TX_RQ_MMCI 22 |
57 | c1713132 | balrog | # define PXA2XX_USB_RQ(x) ((x) + 24) |
58 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP3 66 |
59 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP3 67 |
60 | c1713132 | balrog | |
61 | d95b2f8d | balrog | # define PXA2XX_SDRAM_BASE 0xa0000000 |
62 | d95b2f8d | balrog | # define PXA2XX_INTERNAL_BASE 0x5c000000 |
63 | a07dec22 | balrog | # define PXA2XX_INTERNAL_SIZE 0x40000 |
64 | c1713132 | balrog | |
65 | c1713132 | balrog | /* pxa2xx_pic.c */
|
66 | c227f099 | Anthony Liguori | qemu_irq *pxa2xx_pic_init(target_phys_addr_t base, CPUState *env); |
67 | c1713132 | balrog | |
68 | a171fe39 | balrog | /* pxa2xx_timer.c */
|
69 | c227f099 | Anthony Liguori | void pxa25x_timer_init(target_phys_addr_t base, qemu_irq *irqs);
|
70 | c227f099 | Anthony Liguori | void pxa27x_timer_init(target_phys_addr_t base, qemu_irq *irqs, qemu_irq irq4);
|
71 | a171fe39 | balrog | |
72 | c1713132 | balrog | /* pxa2xx_gpio.c */
|
73 | bc24a225 | Paul Brook | typedef struct PXA2xxGPIOInfo PXA2xxGPIOInfo; |
74 | c227f099 | Anthony Liguori | PXA2xxGPIOInfo *pxa2xx_gpio_init(target_phys_addr_t base, |
75 | c1713132 | balrog | CPUState *env, qemu_irq *pic, int lines);
|
76 | bc24a225 | Paul Brook | qemu_irq *pxa2xx_gpio_in_get(PXA2xxGPIOInfo *s); |
77 | bc24a225 | Paul Brook | void pxa2xx_gpio_out_set(PXA2xxGPIOInfo *s,
|
78 | 38641a52 | balrog | int line, qemu_irq handler);
|
79 | bc24a225 | Paul Brook | void pxa2xx_gpio_read_notifier(PXA2xxGPIOInfo *s, qemu_irq handler);
|
80 | c1713132 | balrog | |
81 | c1713132 | balrog | /* pxa2xx_dma.c */
|
82 | bc24a225 | Paul Brook | typedef struct PXA2xxDMAState PXA2xxDMAState; |
83 | c227f099 | Anthony Liguori | PXA2xxDMAState *pxa255_dma_init(target_phys_addr_t base, |
84 | c1713132 | balrog | qemu_irq irq); |
85 | c227f099 | Anthony Liguori | PXA2xxDMAState *pxa27x_dma_init(target_phys_addr_t base, |
86 | c1713132 | balrog | qemu_irq irq); |
87 | bc24a225 | Paul Brook | void pxa2xx_dma_request(PXA2xxDMAState *s, int req_num, int on); |
88 | c1713132 | balrog | |
89 | a171fe39 | balrog | /* pxa2xx_lcd.c */
|
90 | bc24a225 | Paul Brook | typedef struct PXA2xxLCDState PXA2xxLCDState; |
91 | c227f099 | Anthony Liguori | PXA2xxLCDState *pxa2xx_lcdc_init(target_phys_addr_t base, |
92 | 3023f332 | aliguori | qemu_irq irq); |
93 | bc24a225 | Paul Brook | void pxa2xx_lcd_vsync_notifier(PXA2xxLCDState *s, qemu_irq handler);
|
94 | a171fe39 | balrog | void pxa2xx_lcdc_oritentation(void *opaque, int angle); |
95 | a171fe39 | balrog | |
96 | a171fe39 | balrog | /* pxa2xx_mmci.c */
|
97 | bc24a225 | Paul Brook | typedef struct PXA2xxMMCIState PXA2xxMMCIState; |
98 | c227f099 | Anthony Liguori | PXA2xxMMCIState *pxa2xx_mmci_init(target_phys_addr_t base, |
99 | 87ecb68b | pbrook | BlockDriverState *bd, qemu_irq irq, void *dma);
|
100 | bc24a225 | Paul Brook | void pxa2xx_mmci_handlers(PXA2xxMMCIState *s, qemu_irq readonly,
|
101 | 02ce600c | balrog | qemu_irq coverswitch); |
102 | a171fe39 | balrog | |
103 | a171fe39 | balrog | /* pxa2xx_pcmcia.c */
|
104 | bc24a225 | Paul Brook | typedef struct PXA2xxPCMCIAState PXA2xxPCMCIAState; |
105 | c227f099 | Anthony Liguori | PXA2xxPCMCIAState *pxa2xx_pcmcia_init(target_phys_addr_t base); |
106 | bc24a225 | Paul Brook | int pxa2xx_pcmcia_attach(void *opaque, PCMCIACardState *card); |
107 | a171fe39 | balrog | int pxa2xx_pcmcia_dettach(void *opaque); |
108 | a171fe39 | balrog | void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq); |
109 | a171fe39 | balrog | |
110 | 31b87f2e | balrog | /* pxa2xx_keypad.c */
|
111 | 31b87f2e | balrog | struct keymap {
|
112 | 31b87f2e | balrog | int column;
|
113 | 31b87f2e | balrog | int row;
|
114 | 31b87f2e | balrog | }; |
115 | bc24a225 | Paul Brook | typedef struct PXA2xxKeyPadState PXA2xxKeyPadState; |
116 | c227f099 | Anthony Liguori | PXA2xxKeyPadState *pxa27x_keypad_init(target_phys_addr_t base, |
117 | 31b87f2e | balrog | qemu_irq irq); |
118 | bc24a225 | Paul Brook | void pxa27x_register_keypad(PXA2xxKeyPadState *kp, struct keymap *map, |
119 | 31b87f2e | balrog | int size);
|
120 | 31b87f2e | balrog | |
121 | c1713132 | balrog | /* pxa2xx.c */
|
122 | bc24a225 | Paul Brook | typedef struct PXA2xxI2CState PXA2xxI2CState; |
123 | c227f099 | Anthony Liguori | PXA2xxI2CState *pxa2xx_i2c_init(target_phys_addr_t base, |
124 | 2a163929 | balrog | qemu_irq irq, uint32_t page_size); |
125 | bc24a225 | Paul Brook | i2c_bus *pxa2xx_i2c_bus(PXA2xxI2CState *s); |
126 | 3f582262 | balrog | |
127 | bc24a225 | Paul Brook | typedef struct PXA2xxI2SState PXA2xxI2SState; |
128 | bc24a225 | Paul Brook | typedef struct PXA2xxFIrState PXA2xxFIrState; |
129 | c1713132 | balrog | |
130 | bc24a225 | Paul Brook | typedef struct { |
131 | c1713132 | balrog | CPUState *env; |
132 | c1713132 | balrog | qemu_irq *pic; |
133 | 38641a52 | balrog | qemu_irq reset; |
134 | bc24a225 | Paul Brook | PXA2xxDMAState *dma; |
135 | bc24a225 | Paul Brook | PXA2xxGPIOInfo *gpio; |
136 | bc24a225 | Paul Brook | PXA2xxLCDState *lcd; |
137 | a984a69e | Paul Brook | SSIBus **ssp; |
138 | bc24a225 | Paul Brook | PXA2xxI2CState *i2c[2];
|
139 | bc24a225 | Paul Brook | PXA2xxMMCIState *mmc; |
140 | bc24a225 | Paul Brook | PXA2xxPCMCIAState *pcmcia[2];
|
141 | bc24a225 | Paul Brook | PXA2xxI2SState *i2s; |
142 | bc24a225 | Paul Brook | PXA2xxFIrState *fir; |
143 | bc24a225 | Paul Brook | PXA2xxKeyPadState *kp; |
144 | c1713132 | balrog | |
145 | c1713132 | balrog | /* Power management */
|
146 | c227f099 | Anthony Liguori | target_phys_addr_t pm_base; |
147 | c1713132 | balrog | uint32_t pm_regs[0x40];
|
148 | c1713132 | balrog | |
149 | c1713132 | balrog | /* Clock management */
|
150 | c227f099 | Anthony Liguori | target_phys_addr_t cm_base; |
151 | c1713132 | balrog | uint32_t cm_regs[4];
|
152 | c1713132 | balrog | uint32_t clkcfg; |
153 | c1713132 | balrog | |
154 | c1713132 | balrog | /* Memory management */
|
155 | c227f099 | Anthony Liguori | target_phys_addr_t mm_base; |
156 | c1713132 | balrog | uint32_t mm_regs[0x1a];
|
157 | c1713132 | balrog | |
158 | c1713132 | balrog | /* Performance monitoring */
|
159 | c1713132 | balrog | uint32_t pmnc; |
160 | c1713132 | balrog | |
161 | c1713132 | balrog | /* Real-Time clock */
|
162 | c227f099 | Anthony Liguori | target_phys_addr_t rtc_base; |
163 | c1713132 | balrog | uint32_t rttr; |
164 | c1713132 | balrog | uint32_t rtsr; |
165 | c1713132 | balrog | uint32_t rtar; |
166 | c1713132 | balrog | uint32_t rdar1; |
167 | c1713132 | balrog | uint32_t rdar2; |
168 | c1713132 | balrog | uint32_t ryar1; |
169 | c1713132 | balrog | uint32_t ryar2; |
170 | c1713132 | balrog | uint32_t swar1; |
171 | c1713132 | balrog | uint32_t swar2; |
172 | c1713132 | balrog | uint32_t piar; |
173 | c1713132 | balrog | uint32_t last_rcnr; |
174 | c1713132 | balrog | uint32_t last_rdcr; |
175 | c1713132 | balrog | uint32_t last_rycr; |
176 | c1713132 | balrog | uint32_t last_swcr; |
177 | c1713132 | balrog | uint32_t last_rtcpicr; |
178 | c1713132 | balrog | int64_t last_hz; |
179 | c1713132 | balrog | int64_t last_sw; |
180 | c1713132 | balrog | int64_t last_pi; |
181 | c1713132 | balrog | QEMUTimer *rtc_hz; |
182 | c1713132 | balrog | QEMUTimer *rtc_rdal1; |
183 | c1713132 | balrog | QEMUTimer *rtc_rdal2; |
184 | c1713132 | balrog | QEMUTimer *rtc_swal1; |
185 | c1713132 | balrog | QEMUTimer *rtc_swal2; |
186 | c1713132 | balrog | QEMUTimer *rtc_pi; |
187 | bc24a225 | Paul Brook | } PXA2xxState; |
188 | c1713132 | balrog | |
189 | bc24a225 | Paul Brook | struct PXA2xxI2SState {
|
190 | c1713132 | balrog | qemu_irq irq; |
191 | bc24a225 | Paul Brook | PXA2xxDMAState *dma; |
192 | c1713132 | balrog | void (*data_req)(void *, int, int); |
193 | c1713132 | balrog | |
194 | c1713132 | balrog | uint32_t control[2];
|
195 | c1713132 | balrog | uint32_t status; |
196 | c1713132 | balrog | uint32_t mask; |
197 | c1713132 | balrog | uint32_t clk; |
198 | c1713132 | balrog | |
199 | c1713132 | balrog | int enable;
|
200 | c1713132 | balrog | int rx_len;
|
201 | c1713132 | balrog | int tx_len;
|
202 | c1713132 | balrog | void (*codec_out)(void *, uint32_t); |
203 | c1713132 | balrog | uint32_t (*codec_in)(void *);
|
204 | c1713132 | balrog | void *opaque;
|
205 | c1713132 | balrog | |
206 | c1713132 | balrog | int fifo_len;
|
207 | c1713132 | balrog | uint32_t fifo[16];
|
208 | c1713132 | balrog | }; |
209 | c1713132 | balrog | |
210 | c1713132 | balrog | # define PA_FMT "0x%08lx" |
211 | 444ce241 | bellard | # define REG_FMT "0x" TARGET_FMT_plx |
212 | c1713132 | balrog | |
213 | bc24a225 | Paul Brook | PXA2xxState *pxa270_init(unsigned int sdram_size, const char *revision); |
214 | bc24a225 | Paul Brook | PXA2xxState *pxa255_init(unsigned int sdram_size); |
215 | c1713132 | balrog | |
216 | c1713132 | balrog | #endif /* PXA_H */ |