Revision e6bb7d7e
| b/target-mips/op.c | ||
|---|---|---|
| 1632 | 1632 |
} |
| 1633 | 1633 |
FLOAT_OP(movf, ps) |
| 1634 | 1634 |
{
|
| 1635 |
if (!(env->fpu->fcr31 & PARAM1)) {
|
|
| 1635 |
unsigned int mask = GET_FP_COND (env->fpu) >> PARAM1; |
|
| 1636 |
if (!(mask & 1)) |
|
| 1636 | 1637 |
WT2 = WT0; |
| 1638 |
if (!(mask & 2)) |
|
| 1637 | 1639 |
WTH2 = WTH0; |
| 1638 |
} |
|
| 1639 | 1640 |
DEBUG_FPU_STATE(); |
| 1640 | 1641 |
FORCE_RET(); |
| 1641 | 1642 |
} |
| ... | ... | |
| 1655 | 1656 |
} |
| 1656 | 1657 |
FLOAT_OP(movt, ps) |
| 1657 | 1658 |
{
|
| 1658 |
if (env->fpu->fcr31 & PARAM1) {
|
|
| 1659 |
unsigned int mask = GET_FP_COND (env->fpu) >> PARAM1; |
|
| 1660 |
if (mask & 1) |
|
| 1659 | 1661 |
WT2 = WT0; |
| 1662 |
if (mask & 2) |
|
| 1660 | 1663 |
WTH2 = WTH0; |
| 1661 |
} |
|
| 1662 | 1664 |
DEBUG_FPU_STATE(); |
| 1663 | 1665 |
FORCE_RET(); |
| 1664 | 1666 |
} |
| b/target-mips/translate.c | ||
|---|---|---|
| 5594 | 5594 |
} |
| 5595 | 5595 |
GEN_MOVCF(d); |
| 5596 | 5596 |
GEN_MOVCF(s); |
| 5597 |
GEN_MOVCF(ps); |
|
| 5598 | 5597 |
#undef GEN_MOVCF |
| 5599 | 5598 |
|
| 5600 | 5599 |
static void gen_farith (DisasContext *ctx, uint32_t op1, |
| ... | ... | |
| 6213 | 6212 |
GEN_LOAD_FREG_FTN(WTH0, fs); |
| 6214 | 6213 |
GEN_LOAD_FREG_FTN(WT2, fd); |
| 6215 | 6214 |
GEN_LOAD_FREG_FTN(WTH2, fd); |
| 6216 |
gen_movcf_ps(ctx, (ft >> 2) & 0x7, ft & 0x1); |
|
| 6215 |
if (ft & 0x1) |
|
| 6216 |
gen_op_float_movt_ps ((ft >> 2) & 0x7); |
|
| 6217 |
else |
|
| 6218 |
gen_op_float_movf_ps ((ft >> 2) & 0x7); |
|
| 6217 | 6219 |
GEN_STORE_FTN_FREG(fd, WT2); |
| 6218 | 6220 |
GEN_STORE_FTN_FREG(fd, WTH2); |
| 6219 | 6221 |
opn = "movcf.ps"; |
Also available in: Unified diff