root / cpu-defs.h @ e6bb7d7e
History | View | Annotate | Download (6.8 kB)
1 |
/*
|
---|---|
2 |
* common defines for all CPUs
|
3 |
*
|
4 |
* Copyright (c) 2003 Fabrice Bellard
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
#ifndef CPU_DEFS_H
|
21 |
#define CPU_DEFS_H
|
22 |
|
23 |
#ifndef NEED_CPU_H
|
24 |
#error cpu.h included from common code
|
25 |
#endif
|
26 |
|
27 |
#include "config.h" |
28 |
#include <setjmp.h> |
29 |
#include <inttypes.h> |
30 |
#include "osdep.h" |
31 |
|
32 |
#ifndef TARGET_LONG_BITS
|
33 |
#error TARGET_LONG_BITS must be defined before including this header
|
34 |
#endif
|
35 |
|
36 |
#ifndef TARGET_PHYS_ADDR_BITS
|
37 |
#if TARGET_LONG_BITS >= HOST_LONG_BITS
|
38 |
#define TARGET_PHYS_ADDR_BITS TARGET_LONG_BITS
|
39 |
#else
|
40 |
#define TARGET_PHYS_ADDR_BITS HOST_LONG_BITS
|
41 |
#endif
|
42 |
#endif
|
43 |
|
44 |
#define TARGET_LONG_SIZE (TARGET_LONG_BITS / 8) |
45 |
|
46 |
/* target_ulong is the type of a virtual address */
|
47 |
#if TARGET_LONG_SIZE == 4 |
48 |
typedef int32_t target_long;
|
49 |
typedef uint32_t target_ulong;
|
50 |
#define TARGET_FMT_lx "%08x" |
51 |
#define TARGET_FMT_ld "%d" |
52 |
#define TARGET_FMT_lu "%u" |
53 |
#elif TARGET_LONG_SIZE == 8 |
54 |
typedef int64_t target_long;
|
55 |
typedef uint64_t target_ulong;
|
56 |
#define TARGET_FMT_lx "%016" PRIx64 |
57 |
#define TARGET_FMT_ld "%" PRId64 |
58 |
#define TARGET_FMT_lu "%" PRIu64 |
59 |
#else
|
60 |
#error TARGET_LONG_SIZE undefined
|
61 |
#endif
|
62 |
|
63 |
/* target_phys_addr_t is the type of a physical address (its size can
|
64 |
be different from 'target_ulong'). We have sizeof(target_phys_addr)
|
65 |
= max(sizeof(unsigned long),
|
66 |
sizeof(size_of_target_physical_address)) because we must pass a
|
67 |
host pointer to memory operations in some cases */
|
68 |
|
69 |
#if TARGET_PHYS_ADDR_BITS == 32 |
70 |
typedef uint32_t target_phys_addr_t;
|
71 |
#define TARGET_FMT_plx "%08x" |
72 |
#elif TARGET_PHYS_ADDR_BITS == 64 |
73 |
typedef uint64_t target_phys_addr_t;
|
74 |
#define TARGET_FMT_plx "%016" PRIx64 |
75 |
#else
|
76 |
#error TARGET_PHYS_ADDR_BITS undefined
|
77 |
#endif
|
78 |
|
79 |
#define HOST_LONG_SIZE (HOST_LONG_BITS / 8) |
80 |
|
81 |
#define EXCP_INTERRUPT 0x10000 /* async interruption */ |
82 |
#define EXCP_HLT 0x10001 /* hlt instruction reached */ |
83 |
#define EXCP_DEBUG 0x10002 /* cpu stopped after a breakpoint or singlestep */ |
84 |
#define EXCP_HALTED 0x10003 /* cpu is halted (waiting for external event) */ |
85 |
#define MAX_BREAKPOINTS 32 |
86 |
#define MAX_WATCHPOINTS 32 |
87 |
|
88 |
#define TB_JMP_CACHE_BITS 12 |
89 |
#define TB_JMP_CACHE_SIZE (1 << TB_JMP_CACHE_BITS) |
90 |
|
91 |
/* Only the bottom TB_JMP_PAGE_BITS of the jump cache hash bits vary for
|
92 |
addresses on the same page. The top bits are the same. This allows
|
93 |
TLB invalidation to quickly clear a subset of the hash table. */
|
94 |
#define TB_JMP_PAGE_BITS (TB_JMP_CACHE_BITS / 2) |
95 |
#define TB_JMP_PAGE_SIZE (1 << TB_JMP_PAGE_BITS) |
96 |
#define TB_JMP_ADDR_MASK (TB_JMP_PAGE_SIZE - 1) |
97 |
#define TB_JMP_PAGE_MASK (TB_JMP_CACHE_SIZE - TB_JMP_PAGE_SIZE)
|
98 |
|
99 |
#define CPU_TLB_BITS 8 |
100 |
#define CPU_TLB_SIZE (1 << CPU_TLB_BITS) |
101 |
|
102 |
#if TARGET_PHYS_ADDR_BITS == 32 && TARGET_LONG_BITS == 32 |
103 |
#define CPU_TLB_ENTRY_BITS 4 |
104 |
#else
|
105 |
#define CPU_TLB_ENTRY_BITS 5 |
106 |
#endif
|
107 |
|
108 |
typedef struct CPUTLBEntry { |
109 |
/* bit 31 to TARGET_PAGE_BITS : virtual address
|
110 |
bit TARGET_PAGE_BITS-1..IO_MEM_SHIFT : if non zero, memory io
|
111 |
zone number
|
112 |
bit 3 : indicates that the entry is invalid
|
113 |
bit 2..0 : zero
|
114 |
*/
|
115 |
target_ulong addr_read; |
116 |
target_ulong addr_write; |
117 |
target_ulong addr_code; |
118 |
/* addend to virtual address to get physical address */
|
119 |
#if TARGET_PHYS_ADDR_BITS == 64 |
120 |
/* on i386 Linux make sure it is aligned */
|
121 |
target_phys_addr_t addend __attribute__((aligned(8)));
|
122 |
#else
|
123 |
target_phys_addr_t addend; |
124 |
#endif
|
125 |
/* padding to get a power of two size */
|
126 |
uint8_t dummy[(1 << CPU_TLB_ENTRY_BITS) -
|
127 |
(sizeof(target_ulong) * 3 + |
128 |
((-sizeof(target_ulong) * 3) & (sizeof(target_phys_addr_t) - 1)) + |
129 |
sizeof(target_phys_addr_t))];
|
130 |
} CPUTLBEntry; |
131 |
|
132 |
#define CPU_TEMP_BUF_NLONGS 128 |
133 |
#define CPU_COMMON \
|
134 |
struct TranslationBlock *current_tb; /* currently executing TB */ \ |
135 |
/* soft mmu support */ \
|
136 |
/* in order to avoid passing too many arguments to the memory \
|
137 |
write helpers, we store some rarely used information in the CPU \
|
138 |
context) */ \
|
139 |
unsigned long mem_write_pc; /* host pc at which the memory was \ |
140 |
written */ \
|
141 |
target_ulong mem_write_vaddr; /* target virtual addr at which the \
|
142 |
memory was written */ \
|
143 |
/* The meaning of the MMU modes is defined in the target code. */ \
|
144 |
CPUTLBEntry tlb_table[NB_MMU_MODES][CPU_TLB_SIZE]; \ |
145 |
struct TranslationBlock *tb_jmp_cache[TB_JMP_CACHE_SIZE]; \
|
146 |
/* buffer for temporaries in the code generator */ \
|
147 |
long temp_buf[CPU_TEMP_BUF_NLONGS]; \
|
148 |
\ |
149 |
/* from this point: preserved by CPU reset */ \
|
150 |
/* ice debug support */ \
|
151 |
target_ulong breakpoints[MAX_BREAKPOINTS]; \ |
152 |
int nb_breakpoints; \
|
153 |
int singlestep_enabled; \
|
154 |
\ |
155 |
struct { \
|
156 |
target_ulong vaddr; \ |
157 |
target_phys_addr_t addend; \ |
158 |
} watchpoint[MAX_WATCHPOINTS]; \ |
159 |
int nb_watchpoints; \
|
160 |
int watchpoint_hit; \
|
161 |
\ |
162 |
void *next_cpu; /* next CPU sharing TB cache */ \ |
163 |
int cpu_index; /* CPU index (informative) */ \ |
164 |
/* user data */ \
|
165 |
void *opaque; \
|
166 |
\ |
167 |
const char *cpu_model_str; |
168 |
|
169 |
#endif
|