root / hw / versatile_pci.c @ e824012b
History | View | Annotate | Download (4.4 kB)
1 |
/*
|
---|---|
2 |
* ARM Versatile/PB PCI host controller
|
3 |
*
|
4 |
* Copyright (c) 2006-2009 CodeSourcery.
|
5 |
* Written by Paul Brook
|
6 |
*
|
7 |
* This code is licenced under the LGPL.
|
8 |
*/
|
9 |
|
10 |
#include "sysbus.h" |
11 |
#include "pci.h" |
12 |
#include "pci_host.h" |
13 |
|
14 |
typedef struct { |
15 |
SysBusDevice busdev; |
16 |
qemu_irq irq[4];
|
17 |
int realview;
|
18 |
int mem_config;
|
19 |
} PCIVPBState; |
20 |
|
21 |
static inline uint32_t vpb_pci_config_addr(target_phys_addr_t addr) |
22 |
{ |
23 |
return addr & 0xffffff; |
24 |
} |
25 |
|
26 |
static void pci_vpb_config_writeb (void *opaque, target_phys_addr_t addr, |
27 |
uint32_t val) |
28 |
{ |
29 |
pci_data_write(opaque, vpb_pci_config_addr (addr), val, 1);
|
30 |
} |
31 |
|
32 |
static void pci_vpb_config_writew (void *opaque, target_phys_addr_t addr, |
33 |
uint32_t val) |
34 |
{ |
35 |
#ifdef TARGET_WORDS_BIGENDIAN
|
36 |
val = bswap16(val); |
37 |
#endif
|
38 |
pci_data_write(opaque, vpb_pci_config_addr (addr), val, 2);
|
39 |
} |
40 |
|
41 |
static void pci_vpb_config_writel (void *opaque, target_phys_addr_t addr, |
42 |
uint32_t val) |
43 |
{ |
44 |
#ifdef TARGET_WORDS_BIGENDIAN
|
45 |
val = bswap32(val); |
46 |
#endif
|
47 |
pci_data_write(opaque, vpb_pci_config_addr (addr), val, 4);
|
48 |
} |
49 |
|
50 |
static uint32_t pci_vpb_config_readb (void *opaque, target_phys_addr_t addr) |
51 |
{ |
52 |
uint32_t val; |
53 |
val = pci_data_read(opaque, vpb_pci_config_addr (addr), 1);
|
54 |
return val;
|
55 |
} |
56 |
|
57 |
static uint32_t pci_vpb_config_readw (void *opaque, target_phys_addr_t addr) |
58 |
{ |
59 |
uint32_t val; |
60 |
val = pci_data_read(opaque, vpb_pci_config_addr (addr), 2);
|
61 |
#ifdef TARGET_WORDS_BIGENDIAN
|
62 |
val = bswap16(val); |
63 |
#endif
|
64 |
return val;
|
65 |
} |
66 |
|
67 |
static uint32_t pci_vpb_config_readl (void *opaque, target_phys_addr_t addr) |
68 |
{ |
69 |
uint32_t val; |
70 |
val = pci_data_read(opaque, vpb_pci_config_addr (addr), 4);
|
71 |
#ifdef TARGET_WORDS_BIGENDIAN
|
72 |
val = bswap32(val); |
73 |
#endif
|
74 |
return val;
|
75 |
} |
76 |
|
77 |
static CPUWriteMemoryFunc * const pci_vpb_config_write[] = { |
78 |
&pci_vpb_config_writeb, |
79 |
&pci_vpb_config_writew, |
80 |
&pci_vpb_config_writel, |
81 |
}; |
82 |
|
83 |
static CPUReadMemoryFunc * const pci_vpb_config_read[] = { |
84 |
&pci_vpb_config_readb, |
85 |
&pci_vpb_config_readw, |
86 |
&pci_vpb_config_readl, |
87 |
}; |
88 |
|
89 |
static int pci_vpb_map_irq(PCIDevice *d, int irq_num) |
90 |
{ |
91 |
return irq_num;
|
92 |
} |
93 |
|
94 |
static void pci_vpb_set_irq(void *opaque, int irq_num, int level) |
95 |
{ |
96 |
qemu_irq *pic = opaque; |
97 |
|
98 |
qemu_set_irq(pic[irq_num], level); |
99 |
} |
100 |
|
101 |
static void pci_vpb_map(SysBusDevice *dev, target_phys_addr_t base) |
102 |
{ |
103 |
PCIVPBState *s = (PCIVPBState *)dev; |
104 |
/* Selfconfig area. */
|
105 |
cpu_register_physical_memory(base + 0x01000000, 0x1000000, s->mem_config); |
106 |
/* Normal config area. */
|
107 |
cpu_register_physical_memory(base + 0x02000000, 0x1000000, s->mem_config); |
108 |
|
109 |
if (s->realview) {
|
110 |
/* IO memory area. */
|
111 |
isa_mmio_init(base + 0x03000000, 0x00100000); |
112 |
} |
113 |
} |
114 |
|
115 |
static int pci_vpb_init(SysBusDevice *dev) |
116 |
{ |
117 |
PCIVPBState *s = FROM_SYSBUS(PCIVPBState, dev); |
118 |
PCIBus *bus; |
119 |
int i;
|
120 |
|
121 |
for (i = 0; i < 4; i++) { |
122 |
sysbus_init_irq(dev, &s->irq[i]); |
123 |
} |
124 |
bus = pci_register_bus(&dev->qdev, "pci",
|
125 |
pci_vpb_set_irq, pci_vpb_map_irq, s->irq, |
126 |
11 << 3, 4); |
127 |
|
128 |
/* ??? Register memory space. */
|
129 |
|
130 |
s->mem_config = cpu_register_io_memory(pci_vpb_config_read, |
131 |
pci_vpb_config_write, bus); |
132 |
sysbus_init_mmio_cb(dev, 0x04000000, pci_vpb_map);
|
133 |
|
134 |
pci_create_simple(bus, -1, "versatile_pci_host"); |
135 |
return 0; |
136 |
} |
137 |
|
138 |
static int pci_realview_init(SysBusDevice *dev) |
139 |
{ |
140 |
PCIVPBState *s = FROM_SYSBUS(PCIVPBState, dev); |
141 |
s->realview = 1;
|
142 |
return pci_vpb_init(dev);
|
143 |
} |
144 |
|
145 |
static int versatile_pci_host_init(PCIDevice *d) |
146 |
{ |
147 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_XILINX); |
148 |
/* Both boards have the same device ID. Oh well. */
|
149 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_XILINX_XC2VP30); |
150 |
pci_set_word(d->config + PCI_STATUS, |
151 |
PCI_STATUS_66MHZ | PCI_STATUS_DEVSEL_MEDIUM); |
152 |
pci_config_set_class(d->config, PCI_CLASS_PROCESSOR_CO); |
153 |
pci_set_byte(d->config + PCI_LATENCY_TIMER, 0x10);
|
154 |
return 0; |
155 |
} |
156 |
|
157 |
static PCIDeviceInfo versatile_pci_host_info = {
|
158 |
.qdev.name = "versatile_pci_host",
|
159 |
.qdev.size = sizeof(PCIDevice),
|
160 |
.init = versatile_pci_host_init, |
161 |
}; |
162 |
|
163 |
static void versatile_pci_register_devices(void) |
164 |
{ |
165 |
sysbus_register_dev("versatile_pci", sizeof(PCIVPBState), pci_vpb_init); |
166 |
sysbus_register_dev("realview_pci", sizeof(PCIVPBState), |
167 |
pci_realview_init); |
168 |
pci_qdev_register(&versatile_pci_host_info); |
169 |
} |
170 |
|
171 |
device_init(versatile_pci_register_devices) |