root / target-sparc / cpu.h @ e8af50a3
History | View | Annotate | Download (4.7 kB)
1 | 7a3f1944 | bellard | #ifndef CPU_SPARC_H
|
---|---|---|---|
2 | 7a3f1944 | bellard | #define CPU_SPARC_H
|
3 | 7a3f1944 | bellard | |
4 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
5 | 3cf1e035 | bellard | |
6 | 7a3f1944 | bellard | #include "cpu-defs.h" |
7 | 7a3f1944 | bellard | |
8 | 7a3f1944 | bellard | /*#define EXCP_INTERRUPT 0x100*/
|
9 | 7a3f1944 | bellard | |
10 | cf495bcf | bellard | /* trap definitions */
|
11 | cf495bcf | bellard | #define TT_ILL_INSN 0x02 |
12 | e8af50a3 | bellard | #define TT_PRIV_INSN 0x03 |
13 | cf495bcf | bellard | #define TT_WIN_OVF 0x05 |
14 | cf495bcf | bellard | #define TT_WIN_UNF 0x06 |
15 | e8af50a3 | bellard | #define TT_FP_EXCP 0x08 |
16 | cf495bcf | bellard | #define TT_DIV_ZERO 0x2a |
17 | cf495bcf | bellard | #define TT_TRAP 0x80 |
18 | 7a3f1944 | bellard | |
19 | 7a3f1944 | bellard | #define PSR_NEG (1<<23) |
20 | 7a3f1944 | bellard | #define PSR_ZERO (1<<22) |
21 | 7a3f1944 | bellard | #define PSR_OVF (1<<21) |
22 | 7a3f1944 | bellard | #define PSR_CARRY (1<<20) |
23 | e8af50a3 | bellard | #define PSR_ICC (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY)
|
24 | e8af50a3 | bellard | #define PSR_S (1<<7) |
25 | e8af50a3 | bellard | #define PSR_PS (1<<6) |
26 | e8af50a3 | bellard | #define PSR_ET (1<<5) |
27 | e8af50a3 | bellard | #define PSR_CWP 0x1f |
28 | e8af50a3 | bellard | /* Fake impl 0, version 4 */
|
29 | e8af50a3 | bellard | #define GET_PSR(env) ((0<<28) | (4<<24) | env->psr | (env->psrs? PSR_S : 0) | (env->psrs? PSR_PS : 0) |(env->psret? PSR_ET : 0) | env->cwp) |
30 | e8af50a3 | bellard | |
31 | e8af50a3 | bellard | /* Trap base register */
|
32 | e8af50a3 | bellard | #define TBR_BASE_MASK 0xfffff000 |
33 | e8af50a3 | bellard | |
34 | e8af50a3 | bellard | /* Fcc */
|
35 | e8af50a3 | bellard | #define FSR_RD1 (1<<31) |
36 | e8af50a3 | bellard | #define FSR_RD0 (1<<30) |
37 | e8af50a3 | bellard | #define FSR_RD_MASK (FSR_RD1 | FSR_RD0)
|
38 | e8af50a3 | bellard | #define FSR_RD_NEAREST 0 |
39 | e8af50a3 | bellard | #define FSR_RD_ZERO FSR_RD0
|
40 | e8af50a3 | bellard | #define FSR_RD_POS FSR_RD1
|
41 | e8af50a3 | bellard | #define FSR_RD_NEG (FSR_RD1 | FSR_RD0)
|
42 | e8af50a3 | bellard | |
43 | e8af50a3 | bellard | #define FSR_NVM (1<<27) |
44 | e8af50a3 | bellard | #define FSR_OFM (1<<26) |
45 | e8af50a3 | bellard | #define FSR_UFM (1<<25) |
46 | e8af50a3 | bellard | #define FSR_DZM (1<<24) |
47 | e8af50a3 | bellard | #define FSR_NXM (1<<23) |
48 | e8af50a3 | bellard | #define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM)
|
49 | e8af50a3 | bellard | |
50 | e8af50a3 | bellard | #define FSR_NVA (1<<9) |
51 | e8af50a3 | bellard | #define FSR_OFA (1<<8) |
52 | e8af50a3 | bellard | #define FSR_UFA (1<<7) |
53 | e8af50a3 | bellard | #define FSR_DZA (1<<6) |
54 | e8af50a3 | bellard | #define FSR_NXA (1<<5) |
55 | e8af50a3 | bellard | #define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA)
|
56 | e8af50a3 | bellard | |
57 | e8af50a3 | bellard | #define FSR_NVC (1<<4) |
58 | e8af50a3 | bellard | #define FSR_OFC (1<<3) |
59 | e8af50a3 | bellard | #define FSR_UFC (1<<2) |
60 | e8af50a3 | bellard | #define FSR_DZC (1<<1) |
61 | e8af50a3 | bellard | #define FSR_NXC (1<<0) |
62 | e8af50a3 | bellard | #define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC)
|
63 | e8af50a3 | bellard | |
64 | e8af50a3 | bellard | #define FSR_FTT2 (1<<16) |
65 | e8af50a3 | bellard | #define FSR_FTT1 (1<<15) |
66 | e8af50a3 | bellard | #define FSR_FTT0 (1<<14) |
67 | e8af50a3 | bellard | #define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0)
|
68 | e8af50a3 | bellard | |
69 | e8af50a3 | bellard | #define FSR_FCC1 (1<<11) |
70 | e8af50a3 | bellard | #define FSR_FCC0 (1<<10) |
71 | e8af50a3 | bellard | |
72 | e8af50a3 | bellard | /* MMU */
|
73 | e8af50a3 | bellard | #define MMU_E (1<<0) |
74 | e8af50a3 | bellard | #define MMU_NF (1<<1) |
75 | e8af50a3 | bellard | |
76 | e8af50a3 | bellard | #define PTE_ENTRYTYPE_MASK 3 |
77 | e8af50a3 | bellard | #define PTE_ACCESS_MASK 0x1c |
78 | e8af50a3 | bellard | #define PTE_ACCESS_SHIFT 2 |
79 | e8af50a3 | bellard | #define PTE_ADDR_MASK 0xffffff00 |
80 | e8af50a3 | bellard | |
81 | e8af50a3 | bellard | #define PG_ACCESSED_BIT 5 |
82 | e8af50a3 | bellard | #define PG_MODIFIED_BIT 6 |
83 | e8af50a3 | bellard | #define PG_CACHE_BIT 7 |
84 | e8af50a3 | bellard | |
85 | e8af50a3 | bellard | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
86 | e8af50a3 | bellard | #define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT) |
87 | e8af50a3 | bellard | #define PG_CACHE_MASK (1 << PG_CACHE_BIT) |
88 | e8af50a3 | bellard | |
89 | e8af50a3 | bellard | #define ACCESS_DATA 0 |
90 | e8af50a3 | bellard | #define ACCESS_CODE 1 |
91 | e8af50a3 | bellard | #define ACCESS_MMU 2 |
92 | 7a3f1944 | bellard | |
93 | cf495bcf | bellard | #define NWINDOWS 32 |
94 | cf495bcf | bellard | |
95 | 7a3f1944 | bellard | typedef struct CPUSPARCState { |
96 | cf495bcf | bellard | uint32_t gregs[8]; /* general registers */ |
97 | cf495bcf | bellard | uint32_t *regwptr; /* pointer to current register window */
|
98 | e8af50a3 | bellard | float fpr[32]; /* floating point registers */ |
99 | cf495bcf | bellard | uint32_t pc; /* program counter */
|
100 | cf495bcf | bellard | uint32_t npc; /* next program counter */
|
101 | cf495bcf | bellard | uint32_t y; /* multiply/divide register */
|
102 | cf495bcf | bellard | uint32_t psr; /* processor state register */
|
103 | e8af50a3 | bellard | uint32_t fsr; /* FPU state register */
|
104 | cf495bcf | bellard | uint32_t T2; |
105 | cf495bcf | bellard | uint32_t cwp; /* index of current register window (extracted
|
106 | cf495bcf | bellard | from PSR) */
|
107 | cf495bcf | bellard | uint32_t wim; /* window invalid mask */
|
108 | e8af50a3 | bellard | uint32_t tbr; /* trap base register */
|
109 | e8af50a3 | bellard | int psrs; /* supervisor mode (extracted from PSR) */ |
110 | e8af50a3 | bellard | int psrps; /* previous supervisor mode */ |
111 | e8af50a3 | bellard | int psret; /* enable traps */ |
112 | cf495bcf | bellard | jmp_buf jmp_env; |
113 | cf495bcf | bellard | int user_mode_only;
|
114 | cf495bcf | bellard | int exception_index;
|
115 | cf495bcf | bellard | int interrupt_index;
|
116 | cf495bcf | bellard | int interrupt_request;
|
117 | e8af50a3 | bellard | uint32_t exception_next_pc; |
118 | cf495bcf | bellard | struct TranslationBlock *current_tb;
|
119 | cf495bcf | bellard | void *opaque;
|
120 | cf495bcf | bellard | /* NOTE: we allow 8 more registers to handle wrapping */
|
121 | cf495bcf | bellard | uint32_t regbase[NWINDOWS * 16 + 8]; |
122 | d720b93d | bellard | |
123 | d720b93d | bellard | /* in order to avoid passing too many arguments to the memory
|
124 | d720b93d | bellard | write helpers, we store some rarely used information in the CPU
|
125 | d720b93d | bellard | context) */
|
126 | d720b93d | bellard | unsigned long mem_write_pc; /* host pc at which the memory was |
127 | d720b93d | bellard | written */
|
128 | d720b93d | bellard | unsigned long mem_write_vaddr; /* target virtual addr at which the |
129 | d720b93d | bellard | memory was written */
|
130 | e8af50a3 | bellard | /* 0 = kernel, 1 = user (may have 2 = kernel code, 3 = user code ?) */
|
131 | e8af50a3 | bellard | CPUTLBEntry tlb_read[2][CPU_TLB_SIZE];
|
132 | e8af50a3 | bellard | CPUTLBEntry tlb_write[2][CPU_TLB_SIZE];
|
133 | e8af50a3 | bellard | int error_code;
|
134 | e8af50a3 | bellard | int access_type;
|
135 | e8af50a3 | bellard | /* MMU regs */
|
136 | e8af50a3 | bellard | uint32_t mmuregs[16];
|
137 | e8af50a3 | bellard | /* temporary float registers */
|
138 | e8af50a3 | bellard | float ft0, ft1, ft2;
|
139 | e8af50a3 | bellard | double dt0, dt1, dt2;
|
140 | e8af50a3 | bellard | |
141 | e8af50a3 | bellard | /* ice debug support */
|
142 | e8af50a3 | bellard | uint32_t breakpoints[MAX_BREAKPOINTS]; |
143 | e8af50a3 | bellard | int nb_breakpoints;
|
144 | e8af50a3 | bellard | int singlestep_enabled; /* XXX: should use CPU single step mode instead */ |
145 | e8af50a3 | bellard | |
146 | 7a3f1944 | bellard | } CPUSPARCState; |
147 | 7a3f1944 | bellard | |
148 | 7a3f1944 | bellard | CPUSPARCState *cpu_sparc_init(void);
|
149 | 7a3f1944 | bellard | int cpu_sparc_exec(CPUSPARCState *s);
|
150 | 7a3f1944 | bellard | int cpu_sparc_close(CPUSPARCState *s);
|
151 | 7a3f1944 | bellard | |
152 | 7a3f1944 | bellard | struct siginfo;
|
153 | 7a3f1944 | bellard | int cpu_sparc_signal_handler(int hostsignum, struct siginfo *info, void *puc); |
154 | 7a3f1944 | bellard | void cpu_sparc_dump_state(CPUSPARCState *env, FILE *f, int flags); |
155 | 7a3f1944 | bellard | |
156 | e8af50a3 | bellard | #define TARGET_PAGE_BITS 12 /* 4k */ |
157 | 7a3f1944 | bellard | #include "cpu-all.h" |
158 | 7a3f1944 | bellard | |
159 | 7a3f1944 | bellard | #endif |