root / hw / tcx.c @ e94bbefe
History | View | Annotate | Download (17.3 kB)
1 |
/*
|
---|---|
2 |
* QEMU TCX Frame buffer
|
3 |
*
|
4 |
* Copyright (c) 2003-2005 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "sun4m.h" |
26 |
#include "console.h" |
27 |
#include "pixel_ops.h" |
28 |
|
29 |
#define MAXX 1024 |
30 |
#define MAXY 768 |
31 |
#define TCX_DAC_NREGS 16 |
32 |
#define TCX_THC_NREGS_8 0x081c |
33 |
#define TCX_THC_NREGS_24 0x1000 |
34 |
#define TCX_TEC_NREGS 0x1000 |
35 |
|
36 |
typedef struct TCXState { |
37 |
target_phys_addr_t addr; |
38 |
DisplayState *ds; |
39 |
uint8_t *vram; |
40 |
uint32_t *vram24, *cplane; |
41 |
ram_addr_t vram_offset, vram24_offset, cplane_offset; |
42 |
uint16_t width, height, depth; |
43 |
uint8_t r[256], g[256], b[256]; |
44 |
uint32_t palette[256];
|
45 |
uint8_t dac_index, dac_state; |
46 |
} TCXState; |
47 |
|
48 |
static void tcx_screen_dump(void *opaque, const char *filename); |
49 |
static void tcx24_screen_dump(void *opaque, const char *filename); |
50 |
static void tcx_invalidate_display(void *opaque); |
51 |
static void tcx24_invalidate_display(void *opaque); |
52 |
|
53 |
static void update_palette_entries(TCXState *s, int start, int end) |
54 |
{ |
55 |
int i;
|
56 |
for(i = start; i < end; i++) {
|
57 |
switch(s->ds->depth) {
|
58 |
default:
|
59 |
case 8: |
60 |
s->palette[i] = rgb_to_pixel8(s->r[i], s->g[i], s->b[i]); |
61 |
break;
|
62 |
case 15: |
63 |
if (s->ds->bgr)
|
64 |
s->palette[i] = rgb_to_pixel15bgr(s->r[i], s->g[i], s->b[i]); |
65 |
else
|
66 |
s->palette[i] = rgb_to_pixel15(s->r[i], s->g[i], s->b[i]); |
67 |
break;
|
68 |
case 16: |
69 |
if (s->ds->bgr)
|
70 |
s->palette[i] = rgb_to_pixel16bgr(s->r[i], s->g[i], s->b[i]); |
71 |
else
|
72 |
s->palette[i] = rgb_to_pixel16(s->r[i], s->g[i], s->b[i]); |
73 |
break;
|
74 |
case 32: |
75 |
if (s->ds->bgr)
|
76 |
s->palette[i] = rgb_to_pixel32bgr(s->r[i], s->g[i], s->b[i]); |
77 |
else
|
78 |
s->palette[i] = rgb_to_pixel32(s->r[i], s->g[i], s->b[i]); |
79 |
break;
|
80 |
} |
81 |
} |
82 |
if (s->depth == 24) |
83 |
tcx24_invalidate_display(s); |
84 |
else
|
85 |
tcx_invalidate_display(s); |
86 |
} |
87 |
|
88 |
static void tcx_draw_line32(TCXState *s1, uint8_t *d, |
89 |
const uint8_t *s, int width) |
90 |
{ |
91 |
int x;
|
92 |
uint8_t val; |
93 |
uint32_t *p = (uint32_t *)d; |
94 |
|
95 |
for(x = 0; x < width; x++) { |
96 |
val = *s++; |
97 |
*p++ = s1->palette[val]; |
98 |
} |
99 |
} |
100 |
|
101 |
static void tcx_draw_line16(TCXState *s1, uint8_t *d, |
102 |
const uint8_t *s, int width) |
103 |
{ |
104 |
int x;
|
105 |
uint8_t val; |
106 |
uint16_t *p = (uint16_t *)d; |
107 |
|
108 |
for(x = 0; x < width; x++) { |
109 |
val = *s++; |
110 |
*p++ = s1->palette[val]; |
111 |
} |
112 |
} |
113 |
|
114 |
static void tcx_draw_line8(TCXState *s1, uint8_t *d, |
115 |
const uint8_t *s, int width) |
116 |
{ |
117 |
int x;
|
118 |
uint8_t val; |
119 |
|
120 |
for(x = 0; x < width; x++) { |
121 |
val = *s++; |
122 |
*d++ = s1->palette[val]; |
123 |
} |
124 |
} |
125 |
|
126 |
static inline void tcx24_draw_line32(TCXState *s1, uint8_t *d, |
127 |
const uint8_t *s, int width, |
128 |
const uint32_t *cplane,
|
129 |
const uint32_t *s24)
|
130 |
{ |
131 |
int x;
|
132 |
uint8_t val; |
133 |
uint32_t *p = (uint32_t *)d; |
134 |
uint32_t dval; |
135 |
|
136 |
for(x = 0; x < width; x++, s++, s24++) { |
137 |
if ((bswap32(*cplane++) & 0xff000000) == 0x03000000) { // 24-bit direct |
138 |
dval = bswap32(*s24) & 0x00ffffff;
|
139 |
} else {
|
140 |
val = *s; |
141 |
dval = s1->palette[val]; |
142 |
} |
143 |
*p++ = dval; |
144 |
} |
145 |
} |
146 |
|
147 |
static inline int check_dirty(TCXState *ts, ram_addr_t page, ram_addr_t page24, |
148 |
ram_addr_t cpage) |
149 |
{ |
150 |
int ret;
|
151 |
unsigned int off; |
152 |
|
153 |
ret = cpu_physical_memory_get_dirty(page, VGA_DIRTY_FLAG); |
154 |
for (off = 0; off < TARGET_PAGE_SIZE * 4; off += TARGET_PAGE_SIZE) { |
155 |
ret |= cpu_physical_memory_get_dirty(page24 + off, VGA_DIRTY_FLAG); |
156 |
ret |= cpu_physical_memory_get_dirty(cpage + off, VGA_DIRTY_FLAG); |
157 |
} |
158 |
return ret;
|
159 |
} |
160 |
|
161 |
static inline void reset_dirty(TCXState *ts, ram_addr_t page_min, |
162 |
ram_addr_t page_max, ram_addr_t page24, |
163 |
ram_addr_t cpage) |
164 |
{ |
165 |
cpu_physical_memory_reset_dirty(page_min, page_max + TARGET_PAGE_SIZE, |
166 |
VGA_DIRTY_FLAG); |
167 |
page_min -= ts->vram_offset; |
168 |
page_max -= ts->vram_offset; |
169 |
cpu_physical_memory_reset_dirty(page24 + page_min * 4,
|
170 |
page24 + page_max * 4 + TARGET_PAGE_SIZE,
|
171 |
VGA_DIRTY_FLAG); |
172 |
cpu_physical_memory_reset_dirty(cpage + page_min * 4,
|
173 |
cpage + page_max * 4 + TARGET_PAGE_SIZE,
|
174 |
VGA_DIRTY_FLAG); |
175 |
} |
176 |
|
177 |
/* Fixed line length 1024 allows us to do nice tricks not possible on
|
178 |
VGA... */
|
179 |
static void tcx_update_display(void *opaque) |
180 |
{ |
181 |
TCXState *ts = opaque; |
182 |
ram_addr_t page, page_min, page_max; |
183 |
int y, y_start, dd, ds;
|
184 |
uint8_t *d, *s; |
185 |
void (*f)(TCXState *s1, uint8_t *dst, const uint8_t *src, int width); |
186 |
|
187 |
if (ts->ds->depth == 0) |
188 |
return;
|
189 |
page = ts->vram_offset; |
190 |
y_start = -1;
|
191 |
page_min = 0xffffffff;
|
192 |
page_max = 0;
|
193 |
d = ts->ds->data; |
194 |
s = ts->vram; |
195 |
dd = ts->ds->linesize; |
196 |
ds = 1024;
|
197 |
|
198 |
switch (ts->ds->depth) {
|
199 |
case 32: |
200 |
f = tcx_draw_line32; |
201 |
break;
|
202 |
case 15: |
203 |
case 16: |
204 |
f = tcx_draw_line16; |
205 |
break;
|
206 |
default:
|
207 |
case 8: |
208 |
f = tcx_draw_line8; |
209 |
break;
|
210 |
case 0: |
211 |
return;
|
212 |
} |
213 |
|
214 |
for(y = 0; y < ts->height; y += 4, page += TARGET_PAGE_SIZE) { |
215 |
if (cpu_physical_memory_get_dirty(page, VGA_DIRTY_FLAG)) {
|
216 |
if (y_start < 0) |
217 |
y_start = y; |
218 |
if (page < page_min)
|
219 |
page_min = page; |
220 |
if (page > page_max)
|
221 |
page_max = page; |
222 |
f(ts, d, s, ts->width); |
223 |
d += dd; |
224 |
s += ds; |
225 |
f(ts, d, s, ts->width); |
226 |
d += dd; |
227 |
s += ds; |
228 |
f(ts, d, s, ts->width); |
229 |
d += dd; |
230 |
s += ds; |
231 |
f(ts, d, s, ts->width); |
232 |
d += dd; |
233 |
s += ds; |
234 |
} else {
|
235 |
if (y_start >= 0) { |
236 |
/* flush to display */
|
237 |
dpy_update(ts->ds, 0, y_start,
|
238 |
ts->width, y - y_start); |
239 |
y_start = -1;
|
240 |
} |
241 |
d += dd * 4;
|
242 |
s += ds * 4;
|
243 |
} |
244 |
} |
245 |
if (y_start >= 0) { |
246 |
/* flush to display */
|
247 |
dpy_update(ts->ds, 0, y_start,
|
248 |
ts->width, y - y_start); |
249 |
} |
250 |
/* reset modified pages */
|
251 |
if (page_min <= page_max) {
|
252 |
cpu_physical_memory_reset_dirty(page_min, page_max + TARGET_PAGE_SIZE, |
253 |
VGA_DIRTY_FLAG); |
254 |
} |
255 |
} |
256 |
|
257 |
static void tcx24_update_display(void *opaque) |
258 |
{ |
259 |
TCXState *ts = opaque; |
260 |
ram_addr_t page, page_min, page_max, cpage, page24; |
261 |
int y, y_start, dd, ds;
|
262 |
uint8_t *d, *s; |
263 |
uint32_t *cptr, *s24; |
264 |
|
265 |
if (ts->ds->depth != 32) |
266 |
return;
|
267 |
page = ts->vram_offset; |
268 |
page24 = ts->vram24_offset; |
269 |
cpage = ts->cplane_offset; |
270 |
y_start = -1;
|
271 |
page_min = 0xffffffff;
|
272 |
page_max = 0;
|
273 |
d = ts->ds->data; |
274 |
s = ts->vram; |
275 |
s24 = ts->vram24; |
276 |
cptr = ts->cplane; |
277 |
dd = ts->ds->linesize; |
278 |
ds = 1024;
|
279 |
|
280 |
for(y = 0; y < ts->height; y += 4, page += TARGET_PAGE_SIZE, |
281 |
page24 += TARGET_PAGE_SIZE, cpage += TARGET_PAGE_SIZE) { |
282 |
if (check_dirty(ts, page, page24, cpage)) {
|
283 |
if (y_start < 0) |
284 |
y_start = y; |
285 |
if (page < page_min)
|
286 |
page_min = page; |
287 |
if (page > page_max)
|
288 |
page_max = page; |
289 |
tcx24_draw_line32(ts, d, s, ts->width, cptr, s24); |
290 |
d += dd; |
291 |
s += ds; |
292 |
cptr += ds; |
293 |
s24 += ds; |
294 |
tcx24_draw_line32(ts, d, s, ts->width, cptr, s24); |
295 |
d += dd; |
296 |
s += ds; |
297 |
cptr += ds; |
298 |
s24 += ds; |
299 |
tcx24_draw_line32(ts, d, s, ts->width, cptr, s24); |
300 |
d += dd; |
301 |
s += ds; |
302 |
cptr += ds; |
303 |
s24 += ds; |
304 |
tcx24_draw_line32(ts, d, s, ts->width, cptr, s24); |
305 |
d += dd; |
306 |
s += ds; |
307 |
cptr += ds; |
308 |
s24 += ds; |
309 |
} else {
|
310 |
if (y_start >= 0) { |
311 |
/* flush to display */
|
312 |
dpy_update(ts->ds, 0, y_start,
|
313 |
ts->width, y - y_start); |
314 |
y_start = -1;
|
315 |
} |
316 |
d += dd * 4;
|
317 |
s += ds * 4;
|
318 |
cptr += ds * 4;
|
319 |
s24 += ds * 4;
|
320 |
} |
321 |
} |
322 |
if (y_start >= 0) { |
323 |
/* flush to display */
|
324 |
dpy_update(ts->ds, 0, y_start,
|
325 |
ts->width, y - y_start); |
326 |
} |
327 |
/* reset modified pages */
|
328 |
if (page_min <= page_max) {
|
329 |
reset_dirty(ts, page_min, page_max, page24, cpage); |
330 |
} |
331 |
} |
332 |
|
333 |
static void tcx_invalidate_display(void *opaque) |
334 |
{ |
335 |
TCXState *s = opaque; |
336 |
int i;
|
337 |
|
338 |
for (i = 0; i < MAXX*MAXY; i += TARGET_PAGE_SIZE) { |
339 |
cpu_physical_memory_set_dirty(s->vram_offset + i); |
340 |
} |
341 |
} |
342 |
|
343 |
static void tcx24_invalidate_display(void *opaque) |
344 |
{ |
345 |
TCXState *s = opaque; |
346 |
int i;
|
347 |
|
348 |
tcx_invalidate_display(s); |
349 |
for (i = 0; i < MAXX*MAXY * 4; i += TARGET_PAGE_SIZE) { |
350 |
cpu_physical_memory_set_dirty(s->vram24_offset + i); |
351 |
cpu_physical_memory_set_dirty(s->cplane_offset + i); |
352 |
} |
353 |
} |
354 |
|
355 |
static void tcx_save(QEMUFile *f, void *opaque) |
356 |
{ |
357 |
TCXState *s = opaque; |
358 |
|
359 |
qemu_put_be16s(f, (uint16_t *)&s->height); |
360 |
qemu_put_be16s(f, (uint16_t *)&s->width); |
361 |
qemu_put_be16s(f, (uint16_t *)&s->depth); |
362 |
qemu_put_buffer(f, s->r, 256);
|
363 |
qemu_put_buffer(f, s->g, 256);
|
364 |
qemu_put_buffer(f, s->b, 256);
|
365 |
qemu_put_8s(f, &s->dac_index); |
366 |
qemu_put_8s(f, &s->dac_state); |
367 |
} |
368 |
|
369 |
static int tcx_load(QEMUFile *f, void *opaque, int version_id) |
370 |
{ |
371 |
TCXState *s = opaque; |
372 |
uint32_t dummy; |
373 |
|
374 |
if (version_id != 3 && version_id != 4) |
375 |
return -EINVAL;
|
376 |
|
377 |
if (version_id == 3) { |
378 |
qemu_get_be32s(f, (uint32_t *)&dummy); |
379 |
qemu_get_be32s(f, (uint32_t *)&dummy); |
380 |
qemu_get_be32s(f, (uint32_t *)&dummy); |
381 |
} |
382 |
qemu_get_be16s(f, (uint16_t *)&s->height); |
383 |
qemu_get_be16s(f, (uint16_t *)&s->width); |
384 |
qemu_get_be16s(f, (uint16_t *)&s->depth); |
385 |
qemu_get_buffer(f, s->r, 256);
|
386 |
qemu_get_buffer(f, s->g, 256);
|
387 |
qemu_get_buffer(f, s->b, 256);
|
388 |
qemu_get_8s(f, &s->dac_index); |
389 |
qemu_get_8s(f, &s->dac_state); |
390 |
update_palette_entries(s, 0, 256); |
391 |
if (s->depth == 24) |
392 |
tcx24_invalidate_display(s); |
393 |
else
|
394 |
tcx_invalidate_display(s); |
395 |
|
396 |
return 0; |
397 |
} |
398 |
|
399 |
static void tcx_reset(void *opaque) |
400 |
{ |
401 |
TCXState *s = opaque; |
402 |
|
403 |
/* Initialize palette */
|
404 |
memset(s->r, 0, 256); |
405 |
memset(s->g, 0, 256); |
406 |
memset(s->b, 0, 256); |
407 |
s->r[255] = s->g[255] = s->b[255] = 255; |
408 |
update_palette_entries(s, 0, 256); |
409 |
memset(s->vram, 0, MAXX*MAXY);
|
410 |
cpu_physical_memory_reset_dirty(s->vram_offset, s->vram_offset + |
411 |
MAXX * MAXY * (1 + 4 + 4), VGA_DIRTY_FLAG); |
412 |
s->dac_index = 0;
|
413 |
s->dac_state = 0;
|
414 |
} |
415 |
|
416 |
static uint32_t tcx_dac_readl(void *opaque, target_phys_addr_t addr) |
417 |
{ |
418 |
return 0; |
419 |
} |
420 |
|
421 |
static void tcx_dac_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
422 |
{ |
423 |
TCXState *s = opaque; |
424 |
uint32_t saddr; |
425 |
|
426 |
saddr = (addr & (TCX_DAC_NREGS - 1)) >> 2; |
427 |
switch (saddr) {
|
428 |
case 0: |
429 |
s->dac_index = val >> 24;
|
430 |
s->dac_state = 0;
|
431 |
break;
|
432 |
case 1: |
433 |
switch (s->dac_state) {
|
434 |
case 0: |
435 |
s->r[s->dac_index] = val >> 24;
|
436 |
update_palette_entries(s, s->dac_index, s->dac_index + 1);
|
437 |
s->dac_state++; |
438 |
break;
|
439 |
case 1: |
440 |
s->g[s->dac_index] = val >> 24;
|
441 |
update_palette_entries(s, s->dac_index, s->dac_index + 1);
|
442 |
s->dac_state++; |
443 |
break;
|
444 |
case 2: |
445 |
s->b[s->dac_index] = val >> 24;
|
446 |
update_palette_entries(s, s->dac_index, s->dac_index + 1);
|
447 |
s->dac_index = (s->dac_index + 1) & 255; // Index autoincrement |
448 |
default:
|
449 |
s->dac_state = 0;
|
450 |
break;
|
451 |
} |
452 |
break;
|
453 |
default:
|
454 |
break;
|
455 |
} |
456 |
return;
|
457 |
} |
458 |
|
459 |
static CPUReadMemoryFunc *tcx_dac_read[3] = { |
460 |
NULL,
|
461 |
NULL,
|
462 |
tcx_dac_readl, |
463 |
}; |
464 |
|
465 |
static CPUWriteMemoryFunc *tcx_dac_write[3] = { |
466 |
NULL,
|
467 |
NULL,
|
468 |
tcx_dac_writel, |
469 |
}; |
470 |
|
471 |
static uint32_t tcx_dummy_readl(void *opaque, target_phys_addr_t addr) |
472 |
{ |
473 |
return 0; |
474 |
} |
475 |
|
476 |
static void tcx_dummy_writel(void *opaque, target_phys_addr_t addr, |
477 |
uint32_t val) |
478 |
{ |
479 |
} |
480 |
|
481 |
static CPUReadMemoryFunc *tcx_dummy_read[3] = { |
482 |
NULL,
|
483 |
NULL,
|
484 |
tcx_dummy_readl, |
485 |
}; |
486 |
|
487 |
static CPUWriteMemoryFunc *tcx_dummy_write[3] = { |
488 |
NULL,
|
489 |
NULL,
|
490 |
tcx_dummy_writel, |
491 |
}; |
492 |
|
493 |
void tcx_init(DisplayState *ds, target_phys_addr_t addr, uint8_t *vram_base,
|
494 |
unsigned long vram_offset, int vram_size, int width, int height, |
495 |
int depth)
|
496 |
{ |
497 |
TCXState *s; |
498 |
int io_memory, dummy_memory;
|
499 |
int size;
|
500 |
|
501 |
s = qemu_mallocz(sizeof(TCXState));
|
502 |
if (!s)
|
503 |
return;
|
504 |
s->ds = ds; |
505 |
s->addr = addr; |
506 |
s->vram_offset = vram_offset; |
507 |
s->width = width; |
508 |
s->height = height; |
509 |
s->depth = depth; |
510 |
|
511 |
// 8-bit plane
|
512 |
s->vram = vram_base; |
513 |
size = vram_size; |
514 |
cpu_register_physical_memory(addr + 0x00800000ULL, size, vram_offset);
|
515 |
vram_offset += size; |
516 |
vram_base += size; |
517 |
|
518 |
io_memory = cpu_register_io_memory(0, tcx_dac_read, tcx_dac_write, s);
|
519 |
cpu_register_physical_memory(addr + 0x00200000ULL, TCX_DAC_NREGS, io_memory);
|
520 |
|
521 |
dummy_memory = cpu_register_io_memory(0, tcx_dummy_read, tcx_dummy_write,
|
522 |
s); |
523 |
cpu_register_physical_memory(addr + 0x00700000ULL, TCX_TEC_NREGS,
|
524 |
dummy_memory); |
525 |
if (depth == 24) { |
526 |
// 24-bit plane
|
527 |
size = vram_size * 4;
|
528 |
s->vram24 = (uint32_t *)vram_base; |
529 |
s->vram24_offset = vram_offset; |
530 |
cpu_register_physical_memory(addr + 0x02000000ULL, size, vram_offset);
|
531 |
vram_offset += size; |
532 |
vram_base += size; |
533 |
|
534 |
// Control plane
|
535 |
size = vram_size * 4;
|
536 |
s->cplane = (uint32_t *)vram_base; |
537 |
s->cplane_offset = vram_offset; |
538 |
cpu_register_physical_memory(addr + 0x0a000000ULL, size, vram_offset);
|
539 |
graphic_console_init(s->ds, tcx24_update_display, |
540 |
tcx24_invalidate_display, |
541 |
tcx24_screen_dump, NULL, s);
|
542 |
} else {
|
543 |
cpu_register_physical_memory(addr + 0x00300000ULL, TCX_THC_NREGS_8,
|
544 |
dummy_memory); |
545 |
graphic_console_init(s->ds, tcx_update_display, tcx_invalidate_display, |
546 |
tcx_screen_dump, NULL, s);
|
547 |
} |
548 |
// NetBSD writes here even with 8-bit display
|
549 |
cpu_register_physical_memory(addr + 0x00301000ULL, TCX_THC_NREGS_24,
|
550 |
dummy_memory); |
551 |
|
552 |
register_savevm("tcx", addr, 4, tcx_save, tcx_load, s); |
553 |
qemu_register_reset(tcx_reset, s); |
554 |
tcx_reset(s); |
555 |
dpy_resize(s->ds, width, height); |
556 |
} |
557 |
|
558 |
static void tcx_screen_dump(void *opaque, const char *filename) |
559 |
{ |
560 |
TCXState *s = opaque; |
561 |
FILE *f; |
562 |
uint8_t *d, *d1, v; |
563 |
int y, x;
|
564 |
|
565 |
f = fopen(filename, "wb");
|
566 |
if (!f)
|
567 |
return;
|
568 |
fprintf(f, "P6\n%d %d\n%d\n", s->width, s->height, 255); |
569 |
d1 = s->vram; |
570 |
for(y = 0; y < s->height; y++) { |
571 |
d = d1; |
572 |
for(x = 0; x < s->width; x++) { |
573 |
v = *d; |
574 |
fputc(s->r[v], f); |
575 |
fputc(s->g[v], f); |
576 |
fputc(s->b[v], f); |
577 |
d++; |
578 |
} |
579 |
d1 += MAXX; |
580 |
} |
581 |
fclose(f); |
582 |
return;
|
583 |
} |
584 |
|
585 |
static void tcx24_screen_dump(void *opaque, const char *filename) |
586 |
{ |
587 |
TCXState *s = opaque; |
588 |
FILE *f; |
589 |
uint8_t *d, *d1, v; |
590 |
uint32_t *s24, *cptr, dval; |
591 |
int y, x;
|
592 |
|
593 |
f = fopen(filename, "wb");
|
594 |
if (!f)
|
595 |
return;
|
596 |
fprintf(f, "P6\n%d %d\n%d\n", s->width, s->height, 255); |
597 |
d1 = s->vram; |
598 |
s24 = s->vram24; |
599 |
cptr = s->cplane; |
600 |
for(y = 0; y < s->height; y++) { |
601 |
d = d1; |
602 |
for(x = 0; x < s->width; x++, d++, s24++) { |
603 |
if ((*cptr++ & 0xff000000) == 0x03000000) { // 24-bit direct |
604 |
dval = *s24 & 0x00ffffff;
|
605 |
fputc((dval >> 16) & 0xff, f); |
606 |
fputc((dval >> 8) & 0xff, f); |
607 |
fputc(dval & 0xff, f);
|
608 |
} else {
|
609 |
v = *d; |
610 |
fputc(s->r[v], f); |
611 |
fputc(s->g[v], f); |
612 |
fputc(s->b[v], f); |
613 |
} |
614 |
} |
615 |
d1 += MAXX; |
616 |
} |
617 |
fclose(f); |
618 |
return;
|
619 |
} |