root / hw / pc.c @ ee0ea1d0
History | View | Annotate | Download (21.8 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU PC System Emulator
|
3 | 80cabfad | bellard | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 80cabfad | bellard | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 80cabfad | bellard | #include "vl.h" |
25 | 80cabfad | bellard | |
26 | b41a2cd1 | bellard | /* output Bochs bios info messages */
|
27 | b41a2cd1 | bellard | //#define DEBUG_BIOS
|
28 | b41a2cd1 | bellard | |
29 | 80cabfad | bellard | #define BIOS_FILENAME "bios.bin" |
30 | 80cabfad | bellard | #define VGABIOS_FILENAME "vgabios.bin" |
31 | de9258a8 | bellard | #define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin" |
32 | 80cabfad | bellard | #define LINUX_BOOT_FILENAME "linux_boot.bin" |
33 | 80cabfad | bellard | |
34 | 80cabfad | bellard | #define KERNEL_LOAD_ADDR 0x00100000 |
35 | 07de1eaa | bellard | #define INITRD_LOAD_ADDR 0x00600000 |
36 | 80cabfad | bellard | #define KERNEL_PARAMS_ADDR 0x00090000 |
37 | 80cabfad | bellard | #define KERNEL_CMDLINE_ADDR 0x00099000 |
38 | 80cabfad | bellard | |
39 | baca51fa | bellard | static fdctrl_t *floppy_controller;
|
40 | b0a21b53 | bellard | static RTCState *rtc_state;
|
41 | ec844b96 | bellard | static PITState *pit;
|
42 | d592d303 | bellard | static IOAPICState *ioapic;
|
43 | a5954d5c | bellard | static PCIDevice *i440fx_state;
|
44 | 80cabfad | bellard | |
45 | b41a2cd1 | bellard | static void ioport80_write(void *opaque, uint32_t addr, uint32_t data) |
46 | 80cabfad | bellard | { |
47 | 80cabfad | bellard | } |
48 | 80cabfad | bellard | |
49 | f929aad6 | bellard | /* MSDOS compatibility mode FPU exception support */
|
50 | f929aad6 | bellard | /* XXX: add IGNNE support */
|
51 | f929aad6 | bellard | void cpu_set_ferr(CPUX86State *s)
|
52 | f929aad6 | bellard | { |
53 | f929aad6 | bellard | pic_set_irq(13, 1); |
54 | f929aad6 | bellard | } |
55 | f929aad6 | bellard | |
56 | f929aad6 | bellard | static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data) |
57 | f929aad6 | bellard | { |
58 | f929aad6 | bellard | pic_set_irq(13, 0); |
59 | f929aad6 | bellard | } |
60 | f929aad6 | bellard | |
61 | 28ab0e2e | bellard | /* TSC handling */
|
62 | 28ab0e2e | bellard | uint64_t cpu_get_tsc(CPUX86State *env) |
63 | 28ab0e2e | bellard | { |
64 | 1dce7c3c | bellard | /* Note: when using kqemu, it is more logical to return the host TSC
|
65 | 1dce7c3c | bellard | because kqemu does not trap the RDTSC instruction for
|
66 | 1dce7c3c | bellard | performance reasons */
|
67 | 1dce7c3c | bellard | #if USE_KQEMU
|
68 | 1dce7c3c | bellard | if (env->kqemu_enabled) {
|
69 | 1dce7c3c | bellard | return cpu_get_real_ticks();
|
70 | 1dce7c3c | bellard | } else
|
71 | 1dce7c3c | bellard | #endif
|
72 | 1dce7c3c | bellard | { |
73 | 1dce7c3c | bellard | return cpu_get_ticks();
|
74 | 1dce7c3c | bellard | } |
75 | 28ab0e2e | bellard | } |
76 | 28ab0e2e | bellard | |
77 | a5954d5c | bellard | /* SMM support */
|
78 | a5954d5c | bellard | void cpu_smm_update(CPUState *env)
|
79 | a5954d5c | bellard | { |
80 | a5954d5c | bellard | if (i440fx_state && env == first_cpu)
|
81 | a5954d5c | bellard | i440fx_set_smm(i440fx_state, (env->hflags >> HF_SMM_SHIFT) & 1);
|
82 | a5954d5c | bellard | } |
83 | a5954d5c | bellard | |
84 | a5954d5c | bellard | |
85 | 3de388f6 | bellard | /* IRQ handling */
|
86 | 3de388f6 | bellard | int cpu_get_pic_interrupt(CPUState *env)
|
87 | 3de388f6 | bellard | { |
88 | 3de388f6 | bellard | int intno;
|
89 | 3de388f6 | bellard | |
90 | 3de388f6 | bellard | intno = apic_get_interrupt(env); |
91 | 3de388f6 | bellard | if (intno >= 0) { |
92 | 3de388f6 | bellard | /* set irq request if a PIC irq is still pending */
|
93 | 3de388f6 | bellard | /* XXX: improve that */
|
94 | 3de388f6 | bellard | pic_update_irq(isa_pic); |
95 | 3de388f6 | bellard | return intno;
|
96 | 3de388f6 | bellard | } |
97 | 3de388f6 | bellard | /* read the irq from the PIC */
|
98 | 3de388f6 | bellard | intno = pic_read_irq(isa_pic); |
99 | 3de388f6 | bellard | return intno;
|
100 | 3de388f6 | bellard | } |
101 | 3de388f6 | bellard | |
102 | 3de388f6 | bellard | static void pic_irq_request(void *opaque, int level) |
103 | 3de388f6 | bellard | { |
104 | 59b8ad81 | bellard | CPUState *env = opaque; |
105 | 3de388f6 | bellard | if (level)
|
106 | 59b8ad81 | bellard | cpu_interrupt(env, CPU_INTERRUPT_HARD); |
107 | 3de388f6 | bellard | else
|
108 | 59b8ad81 | bellard | cpu_reset_interrupt(env, CPU_INTERRUPT_HARD); |
109 | 3de388f6 | bellard | } |
110 | 3de388f6 | bellard | |
111 | b0a21b53 | bellard | /* PC cmos mappings */
|
112 | b0a21b53 | bellard | |
113 | 80cabfad | bellard | #define REG_EQUIPMENT_BYTE 0x14 |
114 | b0a21b53 | bellard | #define REG_IBM_CENTURY_BYTE 0x32 |
115 | b0a21b53 | bellard | #define REG_IBM_PS2_CENTURY_BYTE 0x37 |
116 | b0a21b53 | bellard | |
117 | b0a21b53 | bellard | |
118 | b0a21b53 | bellard | static inline int to_bcd(RTCState *s, int a) |
119 | b0a21b53 | bellard | { |
120 | b0a21b53 | bellard | return ((a / 10) << 4) | (a % 10); |
121 | b0a21b53 | bellard | } |
122 | 80cabfad | bellard | |
123 | 777428f2 | bellard | static int cmos_get_fd_drive_type(int fd0) |
124 | 777428f2 | bellard | { |
125 | 777428f2 | bellard | int val;
|
126 | 777428f2 | bellard | |
127 | 777428f2 | bellard | switch (fd0) {
|
128 | 777428f2 | bellard | case 0: |
129 | 777428f2 | bellard | /* 1.44 Mb 3"5 drive */
|
130 | 777428f2 | bellard | val = 4;
|
131 | 777428f2 | bellard | break;
|
132 | 777428f2 | bellard | case 1: |
133 | 777428f2 | bellard | /* 2.88 Mb 3"5 drive */
|
134 | 777428f2 | bellard | val = 5;
|
135 | 777428f2 | bellard | break;
|
136 | 777428f2 | bellard | case 2: |
137 | 777428f2 | bellard | /* 1.2 Mb 5"5 drive */
|
138 | 777428f2 | bellard | val = 2;
|
139 | 777428f2 | bellard | break;
|
140 | 777428f2 | bellard | default:
|
141 | 777428f2 | bellard | val = 0;
|
142 | 777428f2 | bellard | break;
|
143 | 777428f2 | bellard | } |
144 | 777428f2 | bellard | return val;
|
145 | 777428f2 | bellard | } |
146 | 777428f2 | bellard | |
147 | ba6c2377 | bellard | static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd) |
148 | ba6c2377 | bellard | { |
149 | ba6c2377 | bellard | RTCState *s = rtc_state; |
150 | ba6c2377 | bellard | int cylinders, heads, sectors;
|
151 | ba6c2377 | bellard | bdrv_get_geometry_hint(hd, &cylinders, &heads, §ors); |
152 | ba6c2377 | bellard | rtc_set_memory(s, type_ofs, 47);
|
153 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs, cylinders); |
154 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 1, cylinders >> 8); |
155 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 2, heads);
|
156 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 3, 0xff); |
157 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 4, 0xff); |
158 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 5, 0xc0 | ((heads > 8) << 3)); |
159 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 6, cylinders);
|
160 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 7, cylinders >> 8); |
161 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 8, sectors);
|
162 | ba6c2377 | bellard | } |
163 | ba6c2377 | bellard | |
164 | ba6c2377 | bellard | /* hd_table must contain 4 block drivers */
|
165 | ba6c2377 | bellard | static void cmos_init(int ram_size, int boot_device, BlockDriverState **hd_table) |
166 | 80cabfad | bellard | { |
167 | b0a21b53 | bellard | RTCState *s = rtc_state; |
168 | 80cabfad | bellard | int val;
|
169 | b41a2cd1 | bellard | int fd0, fd1, nb;
|
170 | b0a21b53 | bellard | time_t ti; |
171 | b0a21b53 | bellard | struct tm *tm;
|
172 | ba6c2377 | bellard | int i;
|
173 | b0a21b53 | bellard | |
174 | b0a21b53 | bellard | /* set the CMOS date */
|
175 | b0a21b53 | bellard | time(&ti); |
176 | ee22c2f7 | bellard | if (rtc_utc)
|
177 | ee22c2f7 | bellard | tm = gmtime(&ti); |
178 | ee22c2f7 | bellard | else
|
179 | ee22c2f7 | bellard | tm = localtime(&ti); |
180 | b0a21b53 | bellard | rtc_set_date(s, tm); |
181 | b0a21b53 | bellard | |
182 | b0a21b53 | bellard | val = to_bcd(s, (tm->tm_year / 100) + 19); |
183 | b0a21b53 | bellard | rtc_set_memory(s, REG_IBM_CENTURY_BYTE, val); |
184 | b0a21b53 | bellard | rtc_set_memory(s, REG_IBM_PS2_CENTURY_BYTE, val); |
185 | 80cabfad | bellard | |
186 | b0a21b53 | bellard | /* various important CMOS locations needed by PC/Bochs bios */
|
187 | 80cabfad | bellard | |
188 | 80cabfad | bellard | /* memory size */
|
189 | 333190eb | bellard | val = 640; /* base memory in K */ |
190 | 333190eb | bellard | rtc_set_memory(s, 0x15, val);
|
191 | 333190eb | bellard | rtc_set_memory(s, 0x16, val >> 8); |
192 | 333190eb | bellard | |
193 | 80cabfad | bellard | val = (ram_size / 1024) - 1024; |
194 | 80cabfad | bellard | if (val > 65535) |
195 | 80cabfad | bellard | val = 65535;
|
196 | b0a21b53 | bellard | rtc_set_memory(s, 0x17, val);
|
197 | b0a21b53 | bellard | rtc_set_memory(s, 0x18, val >> 8); |
198 | b0a21b53 | bellard | rtc_set_memory(s, 0x30, val);
|
199 | b0a21b53 | bellard | rtc_set_memory(s, 0x31, val >> 8); |
200 | 80cabfad | bellard | |
201 | 9da98861 | bellard | if (ram_size > (16 * 1024 * 1024)) |
202 | 9da98861 | bellard | val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536); |
203 | 9da98861 | bellard | else
|
204 | 9da98861 | bellard | val = 0;
|
205 | 80cabfad | bellard | if (val > 65535) |
206 | 80cabfad | bellard | val = 65535;
|
207 | b0a21b53 | bellard | rtc_set_memory(s, 0x34, val);
|
208 | b0a21b53 | bellard | rtc_set_memory(s, 0x35, val >> 8); |
209 | 80cabfad | bellard | |
210 | 80cabfad | bellard | switch(boot_device) {
|
211 | 80cabfad | bellard | case 'a': |
212 | 80cabfad | bellard | case 'b': |
213 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x01); /* floppy boot */ |
214 | 52ca8d6a | bellard | if (!fd_bootchk)
|
215 | 52ca8d6a | bellard | rtc_set_memory(s, 0x38, 0x01); /* disable signature check */ |
216 | 80cabfad | bellard | break;
|
217 | 80cabfad | bellard | default:
|
218 | 80cabfad | bellard | case 'c': |
219 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x02); /* hard drive boot */ |
220 | 80cabfad | bellard | break;
|
221 | 80cabfad | bellard | case 'd': |
222 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x03); /* CD-ROM boot */ |
223 | 80cabfad | bellard | break;
|
224 | 80cabfad | bellard | } |
225 | 80cabfad | bellard | |
226 | b41a2cd1 | bellard | /* floppy type */
|
227 | b41a2cd1 | bellard | |
228 | baca51fa | bellard | fd0 = fdctrl_get_drive_type(floppy_controller, 0);
|
229 | baca51fa | bellard | fd1 = fdctrl_get_drive_type(floppy_controller, 1);
|
230 | 80cabfad | bellard | |
231 | 777428f2 | bellard | val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1);
|
232 | b0a21b53 | bellard | rtc_set_memory(s, 0x10, val);
|
233 | b0a21b53 | bellard | |
234 | b0a21b53 | bellard | val = 0;
|
235 | b41a2cd1 | bellard | nb = 0;
|
236 | 80cabfad | bellard | if (fd0 < 3) |
237 | 80cabfad | bellard | nb++; |
238 | 80cabfad | bellard | if (fd1 < 3) |
239 | 80cabfad | bellard | nb++; |
240 | 80cabfad | bellard | switch (nb) {
|
241 | 80cabfad | bellard | case 0: |
242 | 80cabfad | bellard | break;
|
243 | 80cabfad | bellard | case 1: |
244 | b0a21b53 | bellard | val |= 0x01; /* 1 drive, ready for boot */ |
245 | 80cabfad | bellard | break;
|
246 | 80cabfad | bellard | case 2: |
247 | b0a21b53 | bellard | val |= 0x41; /* 2 drives, ready for boot */ |
248 | 80cabfad | bellard | break;
|
249 | 80cabfad | bellard | } |
250 | b0a21b53 | bellard | val |= 0x02; /* FPU is there */ |
251 | b0a21b53 | bellard | val |= 0x04; /* PS/2 mouse installed */ |
252 | b0a21b53 | bellard | rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); |
253 | b0a21b53 | bellard | |
254 | ba6c2377 | bellard | /* hard drives */
|
255 | ba6c2377 | bellard | |
256 | ba6c2377 | bellard | rtc_set_memory(s, 0x12, (hd_table[0] ? 0xf0 : 0) | (hd_table[1] ? 0x0f : 0)); |
257 | ba6c2377 | bellard | if (hd_table[0]) |
258 | ba6c2377 | bellard | cmos_init_hd(0x19, 0x1b, hd_table[0]); |
259 | ba6c2377 | bellard | if (hd_table[1]) |
260 | ba6c2377 | bellard | cmos_init_hd(0x1a, 0x24, hd_table[1]); |
261 | ba6c2377 | bellard | |
262 | ba6c2377 | bellard | val = 0;
|
263 | 40b6ecc6 | bellard | for (i = 0; i < 4; i++) { |
264 | ba6c2377 | bellard | if (hd_table[i]) {
|
265 | 46d4767d | bellard | int cylinders, heads, sectors, translation;
|
266 | 46d4767d | bellard | /* NOTE: bdrv_get_geometry_hint() returns the physical
|
267 | 46d4767d | bellard | geometry. It is always such that: 1 <= sects <= 63, 1
|
268 | 46d4767d | bellard | <= heads <= 16, 1 <= cylinders <= 16383. The BIOS
|
269 | 46d4767d | bellard | geometry can be different if a translation is done. */
|
270 | 46d4767d | bellard | translation = bdrv_get_translation_hint(hd_table[i]); |
271 | 46d4767d | bellard | if (translation == BIOS_ATA_TRANSLATION_AUTO) {
|
272 | 46d4767d | bellard | bdrv_get_geometry_hint(hd_table[i], &cylinders, &heads, §ors); |
273 | 46d4767d | bellard | if (cylinders <= 1024 && heads <= 16 && sectors <= 63) { |
274 | 46d4767d | bellard | /* No translation. */
|
275 | 46d4767d | bellard | translation = 0;
|
276 | 46d4767d | bellard | } else {
|
277 | 46d4767d | bellard | /* LBA translation. */
|
278 | 46d4767d | bellard | translation = 1;
|
279 | 46d4767d | bellard | } |
280 | 40b6ecc6 | bellard | } else {
|
281 | 46d4767d | bellard | translation--; |
282 | ba6c2377 | bellard | } |
283 | ba6c2377 | bellard | val |= translation << (i * 2);
|
284 | ba6c2377 | bellard | } |
285 | 40b6ecc6 | bellard | } |
286 | ba6c2377 | bellard | rtc_set_memory(s, 0x39, val);
|
287 | 80cabfad | bellard | } |
288 | 80cabfad | bellard | |
289 | 59b8ad81 | bellard | void ioport_set_a20(int enable) |
290 | 59b8ad81 | bellard | { |
291 | 59b8ad81 | bellard | /* XXX: send to all CPUs ? */
|
292 | 59b8ad81 | bellard | cpu_x86_set_a20(first_cpu, enable); |
293 | 59b8ad81 | bellard | } |
294 | 59b8ad81 | bellard | |
295 | 59b8ad81 | bellard | int ioport_get_a20(void) |
296 | 59b8ad81 | bellard | { |
297 | 59b8ad81 | bellard | return ((first_cpu->a20_mask >> 20) & 1); |
298 | 59b8ad81 | bellard | } |
299 | 59b8ad81 | bellard | |
300 | e1a23744 | bellard | static void ioport92_write(void *opaque, uint32_t addr, uint32_t val) |
301 | e1a23744 | bellard | { |
302 | 59b8ad81 | bellard | ioport_set_a20((val >> 1) & 1); |
303 | e1a23744 | bellard | /* XXX: bit 0 is fast reset */
|
304 | e1a23744 | bellard | } |
305 | e1a23744 | bellard | |
306 | e1a23744 | bellard | static uint32_t ioport92_read(void *opaque, uint32_t addr) |
307 | e1a23744 | bellard | { |
308 | 59b8ad81 | bellard | return ioport_get_a20() << 1; |
309 | e1a23744 | bellard | } |
310 | e1a23744 | bellard | |
311 | 80cabfad | bellard | /***********************************************************/
|
312 | 80cabfad | bellard | /* Bochs BIOS debug ports */
|
313 | 80cabfad | bellard | |
314 | b41a2cd1 | bellard | void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val) |
315 | 80cabfad | bellard | { |
316 | a2f659ee | bellard | static const char shutdown_str[8] = "Shutdown"; |
317 | a2f659ee | bellard | static int shutdown_index = 0; |
318 | a2f659ee | bellard | |
319 | 80cabfad | bellard | switch(addr) {
|
320 | 80cabfad | bellard | /* Bochs BIOS messages */
|
321 | 80cabfad | bellard | case 0x400: |
322 | 80cabfad | bellard | case 0x401: |
323 | 80cabfad | bellard | fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val);
|
324 | 80cabfad | bellard | exit(1);
|
325 | 80cabfad | bellard | case 0x402: |
326 | 80cabfad | bellard | case 0x403: |
327 | 80cabfad | bellard | #ifdef DEBUG_BIOS
|
328 | 80cabfad | bellard | fprintf(stderr, "%c", val);
|
329 | 80cabfad | bellard | #endif
|
330 | 80cabfad | bellard | break;
|
331 | a2f659ee | bellard | case 0x8900: |
332 | a2f659ee | bellard | /* same as Bochs power off */
|
333 | a2f659ee | bellard | if (val == shutdown_str[shutdown_index]) {
|
334 | a2f659ee | bellard | shutdown_index++; |
335 | a2f659ee | bellard | if (shutdown_index == 8) { |
336 | a2f659ee | bellard | shutdown_index = 0;
|
337 | a2f659ee | bellard | qemu_system_shutdown_request(); |
338 | a2f659ee | bellard | } |
339 | a2f659ee | bellard | } else {
|
340 | a2f659ee | bellard | shutdown_index = 0;
|
341 | a2f659ee | bellard | } |
342 | a2f659ee | bellard | break;
|
343 | 80cabfad | bellard | |
344 | 80cabfad | bellard | /* LGPL'ed VGA BIOS messages */
|
345 | 80cabfad | bellard | case 0x501: |
346 | 80cabfad | bellard | case 0x502: |
347 | 80cabfad | bellard | fprintf(stderr, "VGA BIOS panic, line %d\n", val);
|
348 | 80cabfad | bellard | exit(1);
|
349 | 80cabfad | bellard | case 0x500: |
350 | 80cabfad | bellard | case 0x503: |
351 | 80cabfad | bellard | #ifdef DEBUG_BIOS
|
352 | 80cabfad | bellard | fprintf(stderr, "%c", val);
|
353 | 80cabfad | bellard | #endif
|
354 | 80cabfad | bellard | break;
|
355 | 80cabfad | bellard | } |
356 | 80cabfad | bellard | } |
357 | 80cabfad | bellard | |
358 | 80cabfad | bellard | void bochs_bios_init(void) |
359 | 80cabfad | bellard | { |
360 | b41a2cd1 | bellard | register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL); |
361 | b41a2cd1 | bellard | register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL); |
362 | b41a2cd1 | bellard | register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL); |
363 | b41a2cd1 | bellard | register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL); |
364 | a2f659ee | bellard | register_ioport_write(0x8900, 1, 1, bochs_bios_write, NULL); |
365 | b41a2cd1 | bellard | |
366 | b41a2cd1 | bellard | register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL); |
367 | b41a2cd1 | bellard | register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL); |
368 | b41a2cd1 | bellard | register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL); |
369 | b41a2cd1 | bellard | register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL); |
370 | 80cabfad | bellard | } |
371 | 80cabfad | bellard | |
372 | 80cabfad | bellard | |
373 | 80cabfad | bellard | int load_kernel(const char *filename, uint8_t *addr, |
374 | 80cabfad | bellard | uint8_t *real_addr) |
375 | 80cabfad | bellard | { |
376 | 80cabfad | bellard | int fd, size;
|
377 | 80cabfad | bellard | int setup_sects;
|
378 | 80cabfad | bellard | |
379 | 096b7ea4 | bellard | fd = open(filename, O_RDONLY | O_BINARY); |
380 | 80cabfad | bellard | if (fd < 0) |
381 | 80cabfad | bellard | return -1; |
382 | 80cabfad | bellard | |
383 | 80cabfad | bellard | /* load 16 bit code */
|
384 | 80cabfad | bellard | if (read(fd, real_addr, 512) != 512) |
385 | 80cabfad | bellard | goto fail;
|
386 | 80cabfad | bellard | setup_sects = real_addr[0x1F1];
|
387 | 80cabfad | bellard | if (!setup_sects)
|
388 | 80cabfad | bellard | setup_sects = 4;
|
389 | 80cabfad | bellard | if (read(fd, real_addr + 512, setup_sects * 512) != |
390 | 80cabfad | bellard | setup_sects * 512)
|
391 | 80cabfad | bellard | goto fail;
|
392 | 80cabfad | bellard | |
393 | 80cabfad | bellard | /* load 32 bit code */
|
394 | 80cabfad | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
395 | 80cabfad | bellard | if (size < 0) |
396 | 80cabfad | bellard | goto fail;
|
397 | 80cabfad | bellard | close(fd); |
398 | 80cabfad | bellard | return size;
|
399 | 80cabfad | bellard | fail:
|
400 | 80cabfad | bellard | close(fd); |
401 | 80cabfad | bellard | return -1; |
402 | 80cabfad | bellard | } |
403 | 80cabfad | bellard | |
404 | 59b8ad81 | bellard | static void main_cpu_reset(void *opaque) |
405 | 59b8ad81 | bellard | { |
406 | 59b8ad81 | bellard | CPUState *env = opaque; |
407 | 59b8ad81 | bellard | cpu_reset(env); |
408 | 59b8ad81 | bellard | } |
409 | 59b8ad81 | bellard | |
410 | b41a2cd1 | bellard | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
411 | b41a2cd1 | bellard | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
412 | b41a2cd1 | bellard | static const int ide_irq[2] = { 14, 15 }; |
413 | b41a2cd1 | bellard | |
414 | b41a2cd1 | bellard | #define NE2000_NB_MAX 6 |
415 | b41a2cd1 | bellard | |
416 | 8d11df9e | bellard | static int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
417 | b41a2cd1 | bellard | static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
418 | b41a2cd1 | bellard | |
419 | 8d11df9e | bellard | static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 }; |
420 | 8d11df9e | bellard | static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 }; |
421 | 8d11df9e | bellard | |
422 | 6508fe59 | bellard | static int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc }; |
423 | 6508fe59 | bellard | static int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 }; |
424 | 6508fe59 | bellard | |
425 | 6a36d84e | bellard | #ifdef HAS_AUDIO
|
426 | 6a36d84e | bellard | static void audio_init (PCIBus *pci_bus) |
427 | 6a36d84e | bellard | { |
428 | 6a36d84e | bellard | struct soundhw *c;
|
429 | 6a36d84e | bellard | int audio_enabled = 0; |
430 | 6a36d84e | bellard | |
431 | 6a36d84e | bellard | for (c = soundhw; !audio_enabled && c->name; ++c) {
|
432 | 6a36d84e | bellard | audio_enabled = c->enabled; |
433 | 6a36d84e | bellard | } |
434 | 6a36d84e | bellard | |
435 | 6a36d84e | bellard | if (audio_enabled) {
|
436 | 6a36d84e | bellard | AudioState *s; |
437 | 6a36d84e | bellard | |
438 | 6a36d84e | bellard | s = AUD_init (); |
439 | 6a36d84e | bellard | if (s) {
|
440 | 6a36d84e | bellard | for (c = soundhw; c->name; ++c) {
|
441 | 6a36d84e | bellard | if (c->enabled) {
|
442 | 6a36d84e | bellard | if (c->isa) {
|
443 | 6a36d84e | bellard | c->init.init_isa (s); |
444 | 6a36d84e | bellard | } |
445 | 6a36d84e | bellard | else {
|
446 | 6a36d84e | bellard | if (pci_bus) {
|
447 | 6a36d84e | bellard | c->init.init_pci (pci_bus, s); |
448 | 6a36d84e | bellard | } |
449 | 6a36d84e | bellard | } |
450 | 6a36d84e | bellard | } |
451 | 6a36d84e | bellard | } |
452 | 6a36d84e | bellard | } |
453 | 6a36d84e | bellard | } |
454 | 6a36d84e | bellard | } |
455 | 6a36d84e | bellard | #endif
|
456 | 6a36d84e | bellard | |
457 | a41b2ff2 | pbrook | static void pc_init_ne2k_isa(NICInfo *nd) |
458 | a41b2ff2 | pbrook | { |
459 | a41b2ff2 | pbrook | static int nb_ne2k = 0; |
460 | a41b2ff2 | pbrook | |
461 | a41b2ff2 | pbrook | if (nb_ne2k == NE2000_NB_MAX)
|
462 | a41b2ff2 | pbrook | return;
|
463 | a41b2ff2 | pbrook | isa_ne2000_init(ne2000_io[nb_ne2k], ne2000_irq[nb_ne2k], nd); |
464 | a41b2ff2 | pbrook | nb_ne2k++; |
465 | a41b2ff2 | pbrook | } |
466 | a41b2ff2 | pbrook | |
467 | 80cabfad | bellard | /* PC hardware initialisation */
|
468 | b5ff2d6e | bellard | static void pc_init1(int ram_size, int vga_ram_size, int boot_device, |
469 | b5ff2d6e | bellard | DisplayState *ds, const char **fd_filename, int snapshot, |
470 | b5ff2d6e | bellard | const char *kernel_filename, const char *kernel_cmdline, |
471 | 3dbbdc25 | bellard | const char *initrd_filename, |
472 | 3dbbdc25 | bellard | int pci_enabled)
|
473 | 80cabfad | bellard | { |
474 | 80cabfad | bellard | char buf[1024]; |
475 | a41b2ff2 | pbrook | int ret, linux_boot, initrd_size, i;
|
476 | 7587cf44 | bellard | unsigned long bios_offset, vga_bios_offset; |
477 | 7587cf44 | bellard | int bios_size, isa_bios_size;
|
478 | 46e50e9d | bellard | PCIBus *pci_bus; |
479 | 5c3ff3a7 | pbrook | int piix3_devfn = -1; |
480 | 59b8ad81 | bellard | CPUState *env; |
481 | a41b2ff2 | pbrook | NICInfo *nd; |
482 | d592d303 | bellard | |
483 | 80cabfad | bellard | linux_boot = (kernel_filename != NULL);
|
484 | 80cabfad | bellard | |
485 | 59b8ad81 | bellard | /* init CPUs */
|
486 | 59b8ad81 | bellard | for(i = 0; i < smp_cpus; i++) { |
487 | 59b8ad81 | bellard | env = cpu_init(); |
488 | 59b8ad81 | bellard | if (i != 0) |
489 | ad49ff9d | bellard | env->hflags |= HF_HALTED_MASK; |
490 | 59b8ad81 | bellard | if (smp_cpus > 1) { |
491 | 59b8ad81 | bellard | /* XXX: enable it in all cases */
|
492 | 59b8ad81 | bellard | env->cpuid_features |= CPUID_APIC; |
493 | 59b8ad81 | bellard | } |
494 | a5954d5c | bellard | register_savevm("cpu", i, 4, cpu_save, cpu_load, env); |
495 | 59b8ad81 | bellard | qemu_register_reset(main_cpu_reset, env); |
496 | 59b8ad81 | bellard | if (pci_enabled) {
|
497 | 59b8ad81 | bellard | apic_init(env); |
498 | 59b8ad81 | bellard | } |
499 | 59b8ad81 | bellard | } |
500 | 59b8ad81 | bellard | |
501 | 80cabfad | bellard | /* allocate RAM */
|
502 | 80cabfad | bellard | cpu_register_physical_memory(0, ram_size, 0); |
503 | 80cabfad | bellard | |
504 | 80cabfad | bellard | /* BIOS load */
|
505 | 7587cf44 | bellard | bios_offset = ram_size + vga_ram_size; |
506 | 7587cf44 | bellard | vga_bios_offset = bios_offset + 256 * 1024; |
507 | 7587cf44 | bellard | |
508 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME); |
509 | 7587cf44 | bellard | bios_size = get_image_size(buf); |
510 | 7587cf44 | bellard | if (bios_size <= 0 || |
511 | 7587cf44 | bellard | (bios_size % 65536) != 0 || |
512 | 7587cf44 | bellard | bios_size > (256 * 1024)) { |
513 | 7587cf44 | bellard | goto bios_error;
|
514 | 7587cf44 | bellard | } |
515 | 7587cf44 | bellard | ret = load_image(buf, phys_ram_base + bios_offset); |
516 | 7587cf44 | bellard | if (ret != bios_size) {
|
517 | 7587cf44 | bellard | bios_error:
|
518 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load PC bios '%s'\n", buf);
|
519 | 80cabfad | bellard | exit(1);
|
520 | 80cabfad | bellard | } |
521 | 7587cf44 | bellard | |
522 | 80cabfad | bellard | /* VGA BIOS load */
|
523 | de9258a8 | bellard | if (cirrus_vga_enabled) {
|
524 | de9258a8 | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_CIRRUS_FILENAME); |
525 | de9258a8 | bellard | } else {
|
526 | de9258a8 | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME); |
527 | de9258a8 | bellard | } |
528 | 7587cf44 | bellard | ret = load_image(buf, phys_ram_base + vga_bios_offset); |
529 | 80cabfad | bellard | |
530 | 80cabfad | bellard | /* setup basic memory access */
|
531 | 7587cf44 | bellard | cpu_register_physical_memory(0xc0000, 0x10000, |
532 | 7587cf44 | bellard | vga_bios_offset | IO_MEM_ROM); |
533 | 7587cf44 | bellard | |
534 | 7587cf44 | bellard | /* map the last 128KB of the BIOS in ISA space */
|
535 | 7587cf44 | bellard | isa_bios_size = bios_size; |
536 | 7587cf44 | bellard | if (isa_bios_size > (128 * 1024)) |
537 | 7587cf44 | bellard | isa_bios_size = 128 * 1024; |
538 | 7587cf44 | bellard | cpu_register_physical_memory(0xd0000, (192 * 1024) - isa_bios_size, |
539 | 7587cf44 | bellard | IO_MEM_UNASSIGNED); |
540 | 7587cf44 | bellard | cpu_register_physical_memory(0x100000 - isa_bios_size,
|
541 | 7587cf44 | bellard | isa_bios_size, |
542 | 7587cf44 | bellard | (bios_offset + bios_size - isa_bios_size) | IO_MEM_ROM); |
543 | 7587cf44 | bellard | /* map all the bios at the top of memory */
|
544 | 7587cf44 | bellard | cpu_register_physical_memory((uint32_t)(-bios_size), |
545 | 7587cf44 | bellard | bios_size, bios_offset | IO_MEM_ROM); |
546 | 80cabfad | bellard | |
547 | 80cabfad | bellard | bochs_bios_init(); |
548 | 80cabfad | bellard | |
549 | 80cabfad | bellard | if (linux_boot) {
|
550 | 80cabfad | bellard | uint8_t bootsect[512];
|
551 | 41b9be47 | bellard | uint8_t old_bootsect[512];
|
552 | 80cabfad | bellard | |
553 | 80cabfad | bellard | if (bs_table[0] == NULL) { |
554 | 80cabfad | bellard | fprintf(stderr, "A disk image must be given for 'hda' when booting a Linux kernel\n");
|
555 | 80cabfad | bellard | exit(1);
|
556 | 80cabfad | bellard | } |
557 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, LINUX_BOOT_FILENAME); |
558 | 80cabfad | bellard | ret = load_image(buf, bootsect); |
559 | 80cabfad | bellard | if (ret != sizeof(bootsect)) { |
560 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load linux boot sector '%s'\n",
|
561 | 80cabfad | bellard | buf); |
562 | 80cabfad | bellard | exit(1);
|
563 | 80cabfad | bellard | } |
564 | 80cabfad | bellard | |
565 | 41b9be47 | bellard | if (bdrv_read(bs_table[0], 0, old_bootsect, 1) >= 0) { |
566 | 41b9be47 | bellard | /* copy the MSDOS partition table */
|
567 | 41b9be47 | bellard | memcpy(bootsect + 0x1be, old_bootsect + 0x1be, 0x40); |
568 | 41b9be47 | bellard | } |
569 | 41b9be47 | bellard | |
570 | 80cabfad | bellard | bdrv_set_boot_sector(bs_table[0], bootsect, sizeof(bootsect)); |
571 | 80cabfad | bellard | |
572 | 80cabfad | bellard | /* now we can load the kernel */
|
573 | 80cabfad | bellard | ret = load_kernel(kernel_filename, |
574 | 80cabfad | bellard | phys_ram_base + KERNEL_LOAD_ADDR, |
575 | 80cabfad | bellard | phys_ram_base + KERNEL_PARAMS_ADDR); |
576 | 80cabfad | bellard | if (ret < 0) { |
577 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
578 | 80cabfad | bellard | kernel_filename); |
579 | 80cabfad | bellard | exit(1);
|
580 | 80cabfad | bellard | } |
581 | 80cabfad | bellard | |
582 | 80cabfad | bellard | /* load initrd */
|
583 | 80cabfad | bellard | initrd_size = 0;
|
584 | 80cabfad | bellard | if (initrd_filename) {
|
585 | 80cabfad | bellard | initrd_size = load_image(initrd_filename, phys_ram_base + INITRD_LOAD_ADDR); |
586 | 80cabfad | bellard | if (initrd_size < 0) { |
587 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
588 | 80cabfad | bellard | initrd_filename); |
589 | 80cabfad | bellard | exit(1);
|
590 | 80cabfad | bellard | } |
591 | 80cabfad | bellard | } |
592 | 80cabfad | bellard | if (initrd_size > 0) { |
593 | 80cabfad | bellard | stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x218, INITRD_LOAD_ADDR);
|
594 | 80cabfad | bellard | stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x21c, initrd_size);
|
595 | 80cabfad | bellard | } |
596 | 80cabfad | bellard | pstrcpy(phys_ram_base + KERNEL_CMDLINE_ADDR, 4096,
|
597 | 80cabfad | bellard | kernel_cmdline); |
598 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x20, 0xA33F); |
599 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x22,
|
600 | 80cabfad | bellard | KERNEL_CMDLINE_ADDR - KERNEL_PARAMS_ADDR); |
601 | 80cabfad | bellard | /* loader type */
|
602 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x210, 0x01); |
603 | 80cabfad | bellard | } |
604 | 80cabfad | bellard | |
605 | 69b91039 | bellard | if (pci_enabled) {
|
606 | a5954d5c | bellard | pci_bus = i440fx_init(&i440fx_state); |
607 | 502a5395 | pbrook | piix3_devfn = piix3_init(pci_bus); |
608 | 46e50e9d | bellard | } else {
|
609 | 46e50e9d | bellard | pci_bus = NULL;
|
610 | 69b91039 | bellard | } |
611 | 69b91039 | bellard | |
612 | 80cabfad | bellard | /* init basic PC hardware */
|
613 | b41a2cd1 | bellard | register_ioport_write(0x80, 1, 1, ioport80_write, NULL); |
614 | 80cabfad | bellard | |
615 | f929aad6 | bellard | register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL); |
616 | f929aad6 | bellard | |
617 | 1f04275e | bellard | if (cirrus_vga_enabled) {
|
618 | 1f04275e | bellard | if (pci_enabled) {
|
619 | 46e50e9d | bellard | pci_cirrus_vga_init(pci_bus, |
620 | 46e50e9d | bellard | ds, phys_ram_base + ram_size, ram_size, |
621 | 1f04275e | bellard | vga_ram_size); |
622 | 1f04275e | bellard | } else {
|
623 | 1f04275e | bellard | isa_cirrus_vga_init(ds, phys_ram_base + ram_size, ram_size, |
624 | 1f04275e | bellard | vga_ram_size); |
625 | 1f04275e | bellard | } |
626 | 1f04275e | bellard | } else {
|
627 | 89b6b508 | bellard | if (pci_enabled) {
|
628 | 89b6b508 | bellard | pci_vga_init(pci_bus, ds, phys_ram_base + ram_size, ram_size, |
629 | 89b6b508 | bellard | vga_ram_size, 0, 0); |
630 | 89b6b508 | bellard | } else {
|
631 | 89b6b508 | bellard | isa_vga_init(ds, phys_ram_base + ram_size, ram_size, |
632 | 89b6b508 | bellard | vga_ram_size); |
633 | 89b6b508 | bellard | } |
634 | 1f04275e | bellard | } |
635 | 80cabfad | bellard | |
636 | b0a21b53 | bellard | rtc_state = rtc_init(0x70, 8); |
637 | 80cabfad | bellard | |
638 | e1a23744 | bellard | register_ioport_read(0x92, 1, 1, ioport92_read, NULL); |
639 | e1a23744 | bellard | register_ioport_write(0x92, 1, 1, ioport92_write, NULL); |
640 | e1a23744 | bellard | |
641 | d592d303 | bellard | if (pci_enabled) {
|
642 | d592d303 | bellard | ioapic = ioapic_init(); |
643 | d592d303 | bellard | } |
644 | 59b8ad81 | bellard | isa_pic = pic_init(pic_irq_request, first_cpu); |
645 | ec844b96 | bellard | pit = pit_init(0x40, 0); |
646 | fd06c375 | bellard | pcspk_init(pit); |
647 | d592d303 | bellard | if (pci_enabled) {
|
648 | d592d303 | bellard | pic_set_alt_irq_func(isa_pic, ioapic_set_irq, ioapic); |
649 | d592d303 | bellard | } |
650 | b41a2cd1 | bellard | |
651 | 8d11df9e | bellard | for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
652 | 8d11df9e | bellard | if (serial_hds[i]) {
|
653 | e5d13e2f | bellard | serial_init(&pic_set_irq_new, isa_pic, |
654 | e5d13e2f | bellard | serial_io[i], serial_irq[i], serial_hds[i]); |
655 | 8d11df9e | bellard | } |
656 | 8d11df9e | bellard | } |
657 | b41a2cd1 | bellard | |
658 | 6508fe59 | bellard | for(i = 0; i < MAX_PARALLEL_PORTS; i++) { |
659 | 6508fe59 | bellard | if (parallel_hds[i]) {
|
660 | 6508fe59 | bellard | parallel_init(parallel_io[i], parallel_irq[i], parallel_hds[i]); |
661 | 6508fe59 | bellard | } |
662 | 6508fe59 | bellard | } |
663 | 6508fe59 | bellard | |
664 | a41b2ff2 | pbrook | for(i = 0; i < nb_nics; i++) { |
665 | a41b2ff2 | pbrook | nd = &nd_table[i]; |
666 | a41b2ff2 | pbrook | if (!nd->model) {
|
667 | a41b2ff2 | pbrook | if (pci_enabled) {
|
668 | a41b2ff2 | pbrook | nd->model = "ne2k_pci";
|
669 | a41b2ff2 | pbrook | } else {
|
670 | a41b2ff2 | pbrook | nd->model = "ne2k_isa";
|
671 | a41b2ff2 | pbrook | } |
672 | 69b91039 | bellard | } |
673 | a41b2ff2 | pbrook | if (strcmp(nd->model, "ne2k_isa") == 0) { |
674 | a41b2ff2 | pbrook | pc_init_ne2k_isa(nd); |
675 | a41b2ff2 | pbrook | } else if (pci_enabled) { |
676 | a41b2ff2 | pbrook | pci_nic_init(pci_bus, nd); |
677 | a41b2ff2 | pbrook | } else {
|
678 | a41b2ff2 | pbrook | fprintf(stderr, "qemu: Unsupported NIC: %s\n", nd->model);
|
679 | a41b2ff2 | pbrook | exit(1);
|
680 | 69b91039 | bellard | } |
681 | a41b2ff2 | pbrook | } |
682 | b41a2cd1 | bellard | |
683 | a41b2ff2 | pbrook | if (pci_enabled) {
|
684 | 502a5395 | pbrook | pci_piix3_ide_init(pci_bus, bs_table, piix3_devfn + 1);
|
685 | a41b2ff2 | pbrook | } else {
|
686 | 69b91039 | bellard | for(i = 0; i < 2; i++) { |
687 | 69b91039 | bellard | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
688 | 69b91039 | bellard | bs_table[2 * i], bs_table[2 * i + 1]); |
689 | 69b91039 | bellard | } |
690 | b41a2cd1 | bellard | } |
691 | 69b91039 | bellard | |
692 | 80cabfad | bellard | kbd_init(); |
693 | 7c29d0c0 | bellard | DMA_init(0);
|
694 | 6a36d84e | bellard | #ifdef HAS_AUDIO
|
695 | 6a36d84e | bellard | audio_init(pci_enabled ? pci_bus : NULL);
|
696 | fb065187 | bellard | #endif
|
697 | 80cabfad | bellard | |
698 | baca51fa | bellard | floppy_controller = fdctrl_init(6, 2, 0, 0x3f0, fd_table); |
699 | b41a2cd1 | bellard | |
700 | ba6c2377 | bellard | cmos_init(ram_size, boot_device, bs_table); |
701 | 69b91039 | bellard | |
702 | bb36d470 | bellard | if (pci_enabled && usb_enabled) {
|
703 | 0d92ed30 | pbrook | usb_uhci_init(pci_bus, piix3_devfn + 2);
|
704 | bb36d470 | bellard | } |
705 | bb36d470 | bellard | |
706 | 6515b203 | bellard | if (pci_enabled && acpi_enabled) {
|
707 | 502a5395 | pbrook | piix4_pm_init(pci_bus, piix3_devfn + 3);
|
708 | 6515b203 | bellard | } |
709 | a5954d5c | bellard | |
710 | a5954d5c | bellard | if (i440fx_state) {
|
711 | a5954d5c | bellard | i440fx_init_memory_mappings(i440fx_state); |
712 | a5954d5c | bellard | } |
713 | 7d8406be | pbrook | #if 0
|
714 | 7d8406be | pbrook | /* ??? Need to figure out some way for the user to
|
715 | 7d8406be | pbrook | specify SCSI devices. */
|
716 | 7d8406be | pbrook | if (pci_enabled) {
|
717 | 7d8406be | pbrook | void *scsi;
|
718 | 7d8406be | pbrook | BlockDriverState *bdrv;
|
719 | 7d8406be | pbrook | |
720 | 7d8406be | pbrook | scsi = lsi_scsi_init(pci_bus, -1);
|
721 | 7d8406be | pbrook | bdrv = bdrv_new("scsidisk");
|
722 | 7d8406be | pbrook | bdrv_open(bdrv, "scsi_disk.img", 0);
|
723 | 7d8406be | pbrook | lsi_scsi_attach(scsi, bdrv, -1);
|
724 | 7d8406be | pbrook | bdrv = bdrv_new("scsicd");
|
725 | 7d8406be | pbrook | bdrv_open(bdrv, "scsi_cd.iso", 0);
|
726 | 7d8406be | pbrook | bdrv_set_type_hint(bdrv, BDRV_TYPE_CDROM);
|
727 | 7d8406be | pbrook | lsi_scsi_attach(scsi, bdrv, -1);
|
728 | 7d8406be | pbrook | }
|
729 | 7d8406be | pbrook | #endif
|
730 | 80cabfad | bellard | } |
731 | b5ff2d6e | bellard | |
732 | 3dbbdc25 | bellard | static void pc_init_pci(int ram_size, int vga_ram_size, int boot_device, |
733 | 3dbbdc25 | bellard | DisplayState *ds, const char **fd_filename, |
734 | 3dbbdc25 | bellard | int snapshot,
|
735 | 3dbbdc25 | bellard | const char *kernel_filename, |
736 | 3dbbdc25 | bellard | const char *kernel_cmdline, |
737 | 3dbbdc25 | bellard | const char *initrd_filename) |
738 | 3dbbdc25 | bellard | { |
739 | 3dbbdc25 | bellard | pc_init1(ram_size, vga_ram_size, boot_device, |
740 | 3dbbdc25 | bellard | ds, fd_filename, snapshot, |
741 | 3dbbdc25 | bellard | kernel_filename, kernel_cmdline, |
742 | 3dbbdc25 | bellard | initrd_filename, 1);
|
743 | 3dbbdc25 | bellard | } |
744 | 3dbbdc25 | bellard | |
745 | 3dbbdc25 | bellard | static void pc_init_isa(int ram_size, int vga_ram_size, int boot_device, |
746 | 3dbbdc25 | bellard | DisplayState *ds, const char **fd_filename, |
747 | 3dbbdc25 | bellard | int snapshot,
|
748 | 3dbbdc25 | bellard | const char *kernel_filename, |
749 | 3dbbdc25 | bellard | const char *kernel_cmdline, |
750 | 3dbbdc25 | bellard | const char *initrd_filename) |
751 | 3dbbdc25 | bellard | { |
752 | 3dbbdc25 | bellard | pc_init1(ram_size, vga_ram_size, boot_device, |
753 | 3dbbdc25 | bellard | ds, fd_filename, snapshot, |
754 | 3dbbdc25 | bellard | kernel_filename, kernel_cmdline, |
755 | 3dbbdc25 | bellard | initrd_filename, 0);
|
756 | 3dbbdc25 | bellard | } |
757 | 3dbbdc25 | bellard | |
758 | b5ff2d6e | bellard | QEMUMachine pc_machine = { |
759 | b5ff2d6e | bellard | "pc",
|
760 | b5ff2d6e | bellard | "Standard PC",
|
761 | 3dbbdc25 | bellard | pc_init_pci, |
762 | 3dbbdc25 | bellard | }; |
763 | 3dbbdc25 | bellard | |
764 | 3dbbdc25 | bellard | QEMUMachine isapc_machine = { |
765 | 3dbbdc25 | bellard | "isapc",
|
766 | 3dbbdc25 | bellard | "ISA-only PC",
|
767 | 3dbbdc25 | bellard | pc_init_isa, |
768 | b5ff2d6e | bellard | }; |