root / hw / arm_pic.h @ ee6c0b51
History | View | Annotate | Download (742 Bytes)
1 | cdbdb648 | pbrook | /*
|
---|---|---|---|
2 | cdbdb648 | pbrook | * Generic ARM Programmable Interrupt Controller support.
|
3 | cdbdb648 | pbrook | *
|
4 | cdbdb648 | pbrook | * Copyright (c) 2006 CodeSourcery.
|
5 | cdbdb648 | pbrook | * Written by Paul Brook
|
6 | cdbdb648 | pbrook | *
|
7 | cdbdb648 | pbrook | * This code is licenced under the LGPL.
|
8 | cdbdb648 | pbrook | *
|
9 | cdbdb648 | pbrook | * Arm hardware uses a wide variety of interrupt handling hardware.
|
10 | cdbdb648 | pbrook | * This provides a generic framework for connecting interrupt sources and
|
11 | cdbdb648 | pbrook | * inputs.
|
12 | cdbdb648 | pbrook | */
|
13 | cdbdb648 | pbrook | |
14 | cdbdb648 | pbrook | #ifndef ARM_INTERRUPT_H
|
15 | cdbdb648 | pbrook | #define ARM_INTERRUPT_H 1 |
16 | cdbdb648 | pbrook | |
17 | cdbdb648 | pbrook | /* The first element of an individual PIC state structures should
|
18 | cdbdb648 | pbrook | be a pointer to the handler routine. */
|
19 | cdbdb648 | pbrook | typedef void (*arm_pic_handler)(void *opaque, int irq, int level); |
20 | cdbdb648 | pbrook | |
21 | cdbdb648 | pbrook | /* The CPU is also modeled as an interrupt controller. */
|
22 | cdbdb648 | pbrook | #define ARM_PIC_CPU_IRQ 0 |
23 | cdbdb648 | pbrook | #define ARM_PIC_CPU_FIQ 1 |
24 | cdbdb648 | pbrook | void *arm_pic_init_cpu(CPUState *env);
|
25 | cdbdb648 | pbrook | |
26 | cdbdb648 | pbrook | #endif /* !ARM_INTERRUPT_H */ |