root / hw / ppc_prep.c @ ee9dbb29
History | View | Annotate | Download (28.7 kB)
1 | 9a64fbe4 | bellard | /*
|
---|---|---|---|
2 | a541f297 | bellard | * QEMU PPC PREP hardware System Emulator
|
3 | a541f297 | bellard | *
|
4 | a541f297 | bellard | * Copyright (c) 2003-2004 Jocelyn Mayer
|
5 | a541f297 | bellard | *
|
6 | a541f297 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | a541f297 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | a541f297 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | a541f297 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | a541f297 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | a541f297 | bellard | * furnished to do so, subject to the following conditions:
|
12 | a541f297 | bellard | *
|
13 | a541f297 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | a541f297 | bellard | * all copies or substantial portions of the Software.
|
15 | a541f297 | bellard | *
|
16 | a541f297 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | a541f297 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | a541f297 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | a541f297 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | a541f297 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | a541f297 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | a541f297 | bellard | * THE SOFTWARE.
|
23 | 9a64fbe4 | bellard | */
|
24 | 9a64fbe4 | bellard | #include "vl.h" |
25 | a541f297 | bellard | #include "m48t59.h" |
26 | 9a64fbe4 | bellard | |
27 | 9a64fbe4 | bellard | //#define HARD_DEBUG_PPC_IO
|
28 | a541f297 | bellard | //#define DEBUG_PPC_IO
|
29 | 9a64fbe4 | bellard | |
30 | 9a64fbe4 | bellard | extern int loglevel; |
31 | 9a64fbe4 | bellard | extern FILE *logfile;
|
32 | 9a64fbe4 | bellard | |
33 | 9a64fbe4 | bellard | #if defined (HARD_DEBUG_PPC_IO) && !defined (DEBUG_PPC_IO)
|
34 | 9a64fbe4 | bellard | #define DEBUG_PPC_IO
|
35 | 9a64fbe4 | bellard | #endif
|
36 | 9a64fbe4 | bellard | |
37 | 9a64fbe4 | bellard | #if defined (HARD_DEBUG_PPC_IO)
|
38 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) \
|
39 | 9a64fbe4 | bellard | do { \
|
40 | 9a64fbe4 | bellard | if (loglevel > 0) { \ |
41 | 9a64fbe4 | bellard | fprintf(logfile, "%s: " fmt, __func__ , ##args); \ |
42 | 9a64fbe4 | bellard | } else { \
|
43 | 9a64fbe4 | bellard | printf("%s : " fmt, __func__ , ##args); \ |
44 | 9a64fbe4 | bellard | } \ |
45 | 9a64fbe4 | bellard | } while (0) |
46 | 9a64fbe4 | bellard | #elif defined (DEBUG_PPC_IO)
|
47 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) \
|
48 | 9a64fbe4 | bellard | do { \
|
49 | 9a64fbe4 | bellard | if (loglevel > 0) { \ |
50 | 9a64fbe4 | bellard | fprintf(logfile, "%s: " fmt, __func__ , ##args); \ |
51 | 9a64fbe4 | bellard | } \ |
52 | 9a64fbe4 | bellard | } while (0) |
53 | 9a64fbe4 | bellard | #else
|
54 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) do { } while (0) |
55 | 9a64fbe4 | bellard | #endif
|
56 | 9a64fbe4 | bellard | |
57 | a541f297 | bellard | #define BIOS_FILENAME "ppc_rom.bin" |
58 | a541f297 | bellard | #define LINUX_BOOT_FILENAME "linux_boot.bin" |
59 | a541f297 | bellard | |
60 | a541f297 | bellard | #define KERNEL_LOAD_ADDR 0x00000000 |
61 | a541f297 | bellard | #define KERNEL_STACK_ADDR 0x00400000 |
62 | a541f297 | bellard | #define INITRD_LOAD_ADDR 0x00800000 |
63 | a541f297 | bellard | |
64 | a541f297 | bellard | int load_kernel(const char *filename, uint8_t *addr, |
65 | a541f297 | bellard | uint8_t *real_addr) |
66 | a541f297 | bellard | { |
67 | a541f297 | bellard | int fd, size;
|
68 | a541f297 | bellard | int setup_sects;
|
69 | a541f297 | bellard | |
70 | a541f297 | bellard | fd = open(filename, O_RDONLY); |
71 | a541f297 | bellard | if (fd < 0) |
72 | a541f297 | bellard | return -1; |
73 | a541f297 | bellard | |
74 | a541f297 | bellard | /* load 16 bit code */
|
75 | a541f297 | bellard | if (read(fd, real_addr, 512) != 512) |
76 | a541f297 | bellard | goto fail;
|
77 | a541f297 | bellard | setup_sects = real_addr[0x1F1];
|
78 | a541f297 | bellard | if (!setup_sects)
|
79 | a541f297 | bellard | setup_sects = 4;
|
80 | a541f297 | bellard | if (read(fd, real_addr + 512, setup_sects * 512) != |
81 | a541f297 | bellard | setup_sects * 512)
|
82 | a541f297 | bellard | goto fail;
|
83 | a541f297 | bellard | |
84 | a541f297 | bellard | /* load 32 bit code */
|
85 | a541f297 | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
86 | a541f297 | bellard | if (size < 0) |
87 | a541f297 | bellard | goto fail;
|
88 | a541f297 | bellard | close(fd); |
89 | a541f297 | bellard | return size;
|
90 | a541f297 | bellard | fail:
|
91 | a541f297 | bellard | close(fd); |
92 | a541f297 | bellard | return -1; |
93 | a541f297 | bellard | } |
94 | a541f297 | bellard | |
95 | a541f297 | bellard | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
96 | a541f297 | bellard | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
97 | a541f297 | bellard | static const int ide_irq[2] = { 13, 13 }; |
98 | a541f297 | bellard | |
99 | a541f297 | bellard | #define NE2000_NB_MAX 6 |
100 | a541f297 | bellard | |
101 | a541f297 | bellard | static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
102 | a541f297 | bellard | static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
103 | 9a64fbe4 | bellard | |
104 | 9a64fbe4 | bellard | /* IO ports emulation */
|
105 | 9a64fbe4 | bellard | #define PPC_IO_BASE 0x80000000 |
106 | 9a64fbe4 | bellard | |
107 | a541f297 | bellard | static void PPC_io_writeb (uint32_t addr, uint32_t value, uint32_t vaddr) |
108 | 9a64fbe4 | bellard | { |
109 | 9a64fbe4 | bellard | /* Don't polute serial port output */
|
110 | a541f297 | bellard | #if 0
|
111 | 9a64fbe4 | bellard | if ((addr < 0x800003F0 || addr > 0x80000400) &&
|
112 | 9a64fbe4 | bellard | (addr < 0x80000074 || addr > 0x80000077) &&
|
113 | 9a64fbe4 | bellard | (addr < 0x80000020 || addr > 0x80000021) &&
|
114 | 9a64fbe4 | bellard | (addr < 0x800000a0 || addr > 0x800000a1) &&
|
115 | 9a64fbe4 | bellard | (addr < 0x800001f0 || addr > 0x800001f7) &&
|
116 | a541f297 | bellard | (addr < 0x80000170 || addr > 0x80000177))
|
117 | a541f297 | bellard | #endif
|
118 | a541f297 | bellard | { |
119 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%02x\n", addr - PPC_IO_BASE, value);
|
120 | 9a64fbe4 | bellard | } |
121 | 9a64fbe4 | bellard | cpu_outb(NULL, addr - PPC_IO_BASE, value);
|
122 | 9a64fbe4 | bellard | } |
123 | 9a64fbe4 | bellard | |
124 | 9a64fbe4 | bellard | static uint32_t PPC_io_readb (uint32_t addr)
|
125 | 9a64fbe4 | bellard | { |
126 | 9a64fbe4 | bellard | uint32_t ret = cpu_inb(NULL, addr - PPC_IO_BASE);
|
127 | 9a64fbe4 | bellard | |
128 | a541f297 | bellard | #if 0
|
129 | 9a64fbe4 | bellard | if ((addr < 0x800003F0 || addr > 0x80000400) &&
|
130 | 9a64fbe4 | bellard | (addr < 0x80000074 || addr > 0x80000077) &&
|
131 | 9a64fbe4 | bellard | (addr < 0x80000020 || addr > 0x80000021) &&
|
132 | 9a64fbe4 | bellard | (addr < 0x800000a0 || addr > 0x800000a1) &&
|
133 | 9a64fbe4 | bellard | (addr < 0x800001f0 || addr > 0x800001f7) &&
|
134 | 9a64fbe4 | bellard | (addr < 0x80000170 || addr > 0x80000177) &&
|
135 | a541f297 | bellard | (addr < 0x8000060 || addr > 0x8000064))
|
136 | a541f297 | bellard | #endif
|
137 | a541f297 | bellard | { |
138 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%02x\n", addr - PPC_IO_BASE, ret);
|
139 | 9a64fbe4 | bellard | } |
140 | 9a64fbe4 | bellard | |
141 | 9a64fbe4 | bellard | return ret;
|
142 | 9a64fbe4 | bellard | } |
143 | 9a64fbe4 | bellard | |
144 | a541f297 | bellard | static void PPC_io_writew (uint32_t addr, uint32_t value, uint32_t vaddr) |
145 | 9a64fbe4 | bellard | { |
146 | 9a64fbe4 | bellard | if ((addr < 0x800001f0 || addr > 0x800001f7) && |
147 | 9a64fbe4 | bellard | (addr < 0x80000170 || addr > 0x80000177)) { |
148 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%04x\n", addr - PPC_IO_BASE, value);
|
149 | 9a64fbe4 | bellard | } |
150 | 9a64fbe4 | bellard | cpu_outw(NULL, addr - PPC_IO_BASE, value);
|
151 | 9a64fbe4 | bellard | } |
152 | 9a64fbe4 | bellard | |
153 | 9a64fbe4 | bellard | static uint32_t PPC_io_readw (uint32_t addr)
|
154 | 9a64fbe4 | bellard | { |
155 | 9a64fbe4 | bellard | uint32_t ret = cpu_inw(NULL, addr - PPC_IO_BASE);
|
156 | 9a64fbe4 | bellard | |
157 | 9a64fbe4 | bellard | if ((addr < 0x800001f0 || addr > 0x800001f7) && |
158 | 9a64fbe4 | bellard | (addr < 0x80000170 || addr > 0x80000177)) { |
159 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%04x\n", addr - PPC_IO_BASE, ret);
|
160 | 9a64fbe4 | bellard | } |
161 | 9a64fbe4 | bellard | |
162 | 9a64fbe4 | bellard | return ret;
|
163 | 9a64fbe4 | bellard | } |
164 | 9a64fbe4 | bellard | |
165 | a541f297 | bellard | static void PPC_io_writel (uint32_t addr, uint32_t value, uint32_t vaddr) |
166 | 9a64fbe4 | bellard | { |
167 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%08x\n", addr - PPC_IO_BASE, value);
|
168 | 9a64fbe4 | bellard | cpu_outl(NULL, addr - PPC_IO_BASE, value);
|
169 | 9a64fbe4 | bellard | } |
170 | 9a64fbe4 | bellard | |
171 | 9a64fbe4 | bellard | static uint32_t PPC_io_readl (uint32_t addr)
|
172 | 9a64fbe4 | bellard | { |
173 | 9a64fbe4 | bellard | uint32_t ret = cpu_inl(NULL, addr - PPC_IO_BASE);
|
174 | 9a64fbe4 | bellard | |
175 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%08x\n", addr - PPC_IO_BASE, ret);
|
176 | 9a64fbe4 | bellard | |
177 | 9a64fbe4 | bellard | return ret;
|
178 | 9a64fbe4 | bellard | } |
179 | 9a64fbe4 | bellard | |
180 | 9a64fbe4 | bellard | static CPUWriteMemoryFunc *PPC_io_write[] = {
|
181 | 9a64fbe4 | bellard | &PPC_io_writeb, |
182 | 9a64fbe4 | bellard | &PPC_io_writew, |
183 | 9a64fbe4 | bellard | &PPC_io_writel, |
184 | 9a64fbe4 | bellard | }; |
185 | 9a64fbe4 | bellard | |
186 | 9a64fbe4 | bellard | static CPUReadMemoryFunc *PPC_io_read[] = {
|
187 | 9a64fbe4 | bellard | &PPC_io_readb, |
188 | 9a64fbe4 | bellard | &PPC_io_readw, |
189 | 9a64fbe4 | bellard | &PPC_io_readl, |
190 | 9a64fbe4 | bellard | }; |
191 | 9a64fbe4 | bellard | |
192 | 9a64fbe4 | bellard | /* Read-only register (?) */
|
193 | a541f297 | bellard | static void _PPC_ioB_write (uint32_t addr, uint32_t value, uint32_t vaddr) |
194 | 9a64fbe4 | bellard | { |
195 | a541f297 | bellard | // printf("%s: 0x%08x => 0x%08x\n", __func__, addr, value);
|
196 | 9a64fbe4 | bellard | } |
197 | 9a64fbe4 | bellard | |
198 | 9a64fbe4 | bellard | static uint32_t _PPC_ioB_read (uint32_t addr)
|
199 | 9a64fbe4 | bellard | { |
200 | 9a64fbe4 | bellard | uint32_t retval = 0;
|
201 | 9a64fbe4 | bellard | |
202 | 9a64fbe4 | bellard | if (addr == 0xBFFFFFF0) |
203 | 9a64fbe4 | bellard | retval = pic_intack_read(NULL);
|
204 | a541f297 | bellard | // printf("%s: 0x%08x <= %d\n", __func__, addr, retval);
|
205 | 9a64fbe4 | bellard | |
206 | 9a64fbe4 | bellard | return retval;
|
207 | 9a64fbe4 | bellard | } |
208 | 9a64fbe4 | bellard | |
209 | 9a64fbe4 | bellard | static CPUWriteMemoryFunc *PPC_ioB_write[] = {
|
210 | 9a64fbe4 | bellard | &_PPC_ioB_write, |
211 | 9a64fbe4 | bellard | &_PPC_ioB_write, |
212 | 9a64fbe4 | bellard | &_PPC_ioB_write, |
213 | 9a64fbe4 | bellard | }; |
214 | 9a64fbe4 | bellard | |
215 | 9a64fbe4 | bellard | static CPUReadMemoryFunc *PPC_ioB_read[] = {
|
216 | 9a64fbe4 | bellard | &_PPC_ioB_read, |
217 | 9a64fbe4 | bellard | &_PPC_ioB_read, |
218 | 9a64fbe4 | bellard | &_PPC_ioB_read, |
219 | 9a64fbe4 | bellard | }; |
220 | 9a64fbe4 | bellard | |
221 | 9a64fbe4 | bellard | #if 0
|
222 | 9a64fbe4 | bellard | static CPUWriteMemoryFunc *PPC_io3_write[] = {
|
223 | 9a64fbe4 | bellard | &PPC_io3_writeb,
|
224 | 9a64fbe4 | bellard | &PPC_io3_writew,
|
225 | 9a64fbe4 | bellard | &PPC_io3_writel,
|
226 | 9a64fbe4 | bellard | };
|
227 | 9a64fbe4 | bellard | |
228 | 9a64fbe4 | bellard | static CPUReadMemoryFunc *PPC_io3_read[] = {
|
229 | 9a64fbe4 | bellard | &PPC_io3_readb,
|
230 | 9a64fbe4 | bellard | &PPC_io3_readw,
|
231 | 9a64fbe4 | bellard | &PPC_io3_readl,
|
232 | 9a64fbe4 | bellard | };
|
233 | 9a64fbe4 | bellard | #endif
|
234 | 9a64fbe4 | bellard | |
235 | 9a64fbe4 | bellard | /* Fake super-io ports for PREP platform (Intel 82378ZB) */
|
236 | 9a64fbe4 | bellard | static uint8_t PREP_fake_io[2]; |
237 | 9a64fbe4 | bellard | static uint8_t NVRAM_lock;
|
238 | 9a64fbe4 | bellard | |
239 | a541f297 | bellard | static void PREP_io_write (void *opaque, uint32_t addr, uint32_t val) |
240 | 9a64fbe4 | bellard | { |
241 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%08x\n", addr - PPC_IO_BASE, val);
|
242 | 9a64fbe4 | bellard | PREP_fake_io[addr - 0x0398] = val;
|
243 | 9a64fbe4 | bellard | } |
244 | 9a64fbe4 | bellard | |
245 | a541f297 | bellard | static uint32_t PREP_io_read (void *opaque, uint32_t addr) |
246 | 9a64fbe4 | bellard | { |
247 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%08x\n", addr - PPC_IO_BASE, PREP_fake_io[addr - 0x0398]); |
248 | 9a64fbe4 | bellard | return PREP_fake_io[addr - 0x0398]; |
249 | 9a64fbe4 | bellard | } |
250 | 9a64fbe4 | bellard | |
251 | 9a64fbe4 | bellard | static uint8_t syscontrol;
|
252 | 9a64fbe4 | bellard | |
253 | a541f297 | bellard | static void PREP_io_800_writeb (void *opaque, uint32_t addr, uint32_t val) |
254 | 9a64fbe4 | bellard | { |
255 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%08x\n", addr - PPC_IO_BASE, val);
|
256 | 9a64fbe4 | bellard | switch (addr) {
|
257 | 9a64fbe4 | bellard | case 0x0092: |
258 | 9a64fbe4 | bellard | /* Special port 92 */
|
259 | 9a64fbe4 | bellard | /* Check soft reset asked */
|
260 | 9a64fbe4 | bellard | if (val & 0x80) { |
261 | 9a64fbe4 | bellard | printf("Soft reset asked... Stop emulation\n");
|
262 | 9a64fbe4 | bellard | abort(); |
263 | 9a64fbe4 | bellard | } |
264 | 9a64fbe4 | bellard | /* Check LE mode */
|
265 | 9a64fbe4 | bellard | if (val & 0x40) { |
266 | 9a64fbe4 | bellard | printf("Little Endian mode isn't supported (yet ?)\n");
|
267 | 9a64fbe4 | bellard | abort(); |
268 | 9a64fbe4 | bellard | } |
269 | 9a64fbe4 | bellard | break;
|
270 | 9a64fbe4 | bellard | case 0x0808: |
271 | 9a64fbe4 | bellard | /* Hardfile light register: don't care */
|
272 | 9a64fbe4 | bellard | break;
|
273 | 9a64fbe4 | bellard | case 0x0810: |
274 | 9a64fbe4 | bellard | /* Password protect 1 register */
|
275 | 9a64fbe4 | bellard | NVRAM_lock ^= 0x01;
|
276 | 9a64fbe4 | bellard | break;
|
277 | 9a64fbe4 | bellard | case 0x0812: |
278 | 9a64fbe4 | bellard | /* Password protect 2 register */
|
279 | 9a64fbe4 | bellard | NVRAM_lock ^= 0x02;
|
280 | 9a64fbe4 | bellard | break;
|
281 | 9a64fbe4 | bellard | case 0x0814: |
282 | 9a64fbe4 | bellard | /* L2 invalidate register: don't care */
|
283 | 9a64fbe4 | bellard | break;
|
284 | 9a64fbe4 | bellard | case 0x081C: |
285 | 9a64fbe4 | bellard | /* system control register */
|
286 | 9a64fbe4 | bellard | syscontrol = val; |
287 | 9a64fbe4 | bellard | break;
|
288 | 9a64fbe4 | bellard | case 0x0850: |
289 | 9a64fbe4 | bellard | /* I/O map type register */
|
290 | 9a64fbe4 | bellard | if (val & 0x80) { |
291 | 9a64fbe4 | bellard | printf("No support for non-continuous I/O map mode\n");
|
292 | 9a64fbe4 | bellard | abort(); |
293 | 9a64fbe4 | bellard | } |
294 | 9a64fbe4 | bellard | break;
|
295 | 9a64fbe4 | bellard | default:
|
296 | 9a64fbe4 | bellard | break;
|
297 | 9a64fbe4 | bellard | } |
298 | 9a64fbe4 | bellard | } |
299 | 9a64fbe4 | bellard | |
300 | a541f297 | bellard | static uint32_t PREP_io_800_readb (void *opaque, uint32_t addr) |
301 | 9a64fbe4 | bellard | { |
302 | 9a64fbe4 | bellard | uint32_t retval = 0xFF;
|
303 | 9a64fbe4 | bellard | |
304 | 9a64fbe4 | bellard | switch (addr) {
|
305 | 9a64fbe4 | bellard | case 0x0092: |
306 | 9a64fbe4 | bellard | /* Special port 92 */
|
307 | 9a64fbe4 | bellard | retval = 0x40;
|
308 | 9a64fbe4 | bellard | break;
|
309 | 9a64fbe4 | bellard | case 0x080C: |
310 | 9a64fbe4 | bellard | /* Equipment present register:
|
311 | 9a64fbe4 | bellard | * no L2 cache
|
312 | 9a64fbe4 | bellard | * no upgrade processor
|
313 | 9a64fbe4 | bellard | * no cards in PCI slots
|
314 | 9a64fbe4 | bellard | * SCSI fuse is bad
|
315 | 9a64fbe4 | bellard | */
|
316 | 9a64fbe4 | bellard | retval = 0xFC;
|
317 | 9a64fbe4 | bellard | break;
|
318 | 9a64fbe4 | bellard | case 0x0818: |
319 | 9a64fbe4 | bellard | /* Keylock */
|
320 | 9a64fbe4 | bellard | retval = 0x00;
|
321 | 9a64fbe4 | bellard | break;
|
322 | 9a64fbe4 | bellard | case 0x081C: |
323 | 9a64fbe4 | bellard | /* system control register
|
324 | 9a64fbe4 | bellard | * 7 - 6 / 1 - 0: L2 cache enable
|
325 | 9a64fbe4 | bellard | */
|
326 | 9a64fbe4 | bellard | retval = syscontrol; |
327 | 9a64fbe4 | bellard | break;
|
328 | 9a64fbe4 | bellard | case 0x0823: |
329 | 9a64fbe4 | bellard | /* */
|
330 | 9a64fbe4 | bellard | retval = 0x03; /* no L2 cache */ |
331 | 9a64fbe4 | bellard | break;
|
332 | 9a64fbe4 | bellard | case 0x0850: |
333 | 9a64fbe4 | bellard | /* I/O map type register */
|
334 | 9a64fbe4 | bellard | retval = 0x00;
|
335 | 9a64fbe4 | bellard | break;
|
336 | 9a64fbe4 | bellard | default:
|
337 | 9a64fbe4 | bellard | break;
|
338 | 9a64fbe4 | bellard | } |
339 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%08x\n", addr - PPC_IO_BASE, retval);
|
340 | 9a64fbe4 | bellard | |
341 | 9a64fbe4 | bellard | return retval;
|
342 | 9a64fbe4 | bellard | } |
343 | 9a64fbe4 | bellard | |
344 | a541f297 | bellard | #define NVRAM_SIZE 0x2000 |
345 | a541f297 | bellard | #define NVRAM_END 0x1FF0 |
346 | a541f297 | bellard | #define NVRAM_OSAREA_SIZE 512 |
347 | a541f297 | bellard | #define NVRAM_CONFSIZE 1024 |
348 | 9a64fbe4 | bellard | |
349 | c5df018e | bellard | static inline void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value) |
350 | a541f297 | bellard | { |
351 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
352 | c5df018e | bellard | m48t59_write(nvram, value); |
353 | a541f297 | bellard | } |
354 | a541f297 | bellard | |
355 | c5df018e | bellard | static inline uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr) |
356 | a541f297 | bellard | { |
357 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
358 | c5df018e | bellard | return m48t59_read(nvram);
|
359 | a541f297 | bellard | } |
360 | a541f297 | bellard | |
361 | c5df018e | bellard | static inline void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value) |
362 | a541f297 | bellard | { |
363 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
364 | c5df018e | bellard | m48t59_write(nvram, value >> 8);
|
365 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
366 | c5df018e | bellard | m48t59_write(nvram, value & 0xFF);
|
367 | a541f297 | bellard | } |
368 | 9a64fbe4 | bellard | |
369 | c5df018e | bellard | static inline uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr) |
370 | 9a64fbe4 | bellard | { |
371 | a541f297 | bellard | uint16_t tmp; |
372 | a541f297 | bellard | |
373 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
374 | c5df018e | bellard | tmp = m48t59_read(nvram) << 8;
|
375 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
376 | c5df018e | bellard | tmp |= m48t59_read(nvram); |
377 | a541f297 | bellard | |
378 | a541f297 | bellard | return tmp;
|
379 | 9a64fbe4 | bellard | } |
380 | 9a64fbe4 | bellard | |
381 | c5df018e | bellard | static inline void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, |
382 | a541f297 | bellard | uint32_t value) |
383 | 9a64fbe4 | bellard | { |
384 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
385 | c5df018e | bellard | m48t59_write(nvram, value >> 24);
|
386 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
387 | c5df018e | bellard | m48t59_write(nvram, (value >> 16) & 0xFF); |
388 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 2);
|
389 | c5df018e | bellard | m48t59_write(nvram, (value >> 8) & 0xFF); |
390 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 3);
|
391 | c5df018e | bellard | m48t59_write(nvram, value & 0xFF);
|
392 | a541f297 | bellard | } |
393 | 9a64fbe4 | bellard | |
394 | c5df018e | bellard | static inline uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr) |
395 | a541f297 | bellard | { |
396 | a541f297 | bellard | uint32_t tmp; |
397 | a541f297 | bellard | |
398 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
399 | c5df018e | bellard | tmp = m48t59_read(nvram) << 24;
|
400 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
401 | c5df018e | bellard | tmp |= m48t59_read(nvram) << 16;
|
402 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 2);
|
403 | c5df018e | bellard | tmp |= m48t59_read(nvram) << 8;
|
404 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 3);
|
405 | c5df018e | bellard | tmp |= m48t59_read(nvram); |
406 | a541f297 | bellard | |
407 | a541f297 | bellard | return tmp;
|
408 | 9a64fbe4 | bellard | } |
409 | 9a64fbe4 | bellard | |
410 | a541f297 | bellard | static uint16_t NVRAM_crc_update (uint16_t prev, uint16_t value)
|
411 | 9a64fbe4 | bellard | { |
412 | a541f297 | bellard | uint16_t tmp; |
413 | a541f297 | bellard | uint16_t pd, pd1, pd2; |
414 | a541f297 | bellard | |
415 | a541f297 | bellard | tmp = prev >> 8;
|
416 | a541f297 | bellard | pd = prev ^ value; |
417 | a541f297 | bellard | pd1 = pd & 0x000F;
|
418 | a541f297 | bellard | pd2 = ((pd >> 4) & 0x000F) ^ pd1; |
419 | a541f297 | bellard | tmp ^= (pd1 << 3) | (pd1 << 8); |
420 | a541f297 | bellard | tmp ^= pd2 | (pd2 << 7) | (pd2 << 12); |
421 | a541f297 | bellard | |
422 | a541f297 | bellard | return tmp;
|
423 | a541f297 | bellard | } |
424 | a541f297 | bellard | |
425 | c5df018e | bellard | static void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr, |
426 | a541f297 | bellard | uint32_t start, uint32_t count) |
427 | a541f297 | bellard | { |
428 | a541f297 | bellard | uint32_t i; |
429 | a541f297 | bellard | uint16_t crc = 0xFFFF;
|
430 | a541f297 | bellard | int odd = 0; |
431 | a541f297 | bellard | |
432 | a541f297 | bellard | if (count & 1) |
433 | a541f297 | bellard | odd = 1;
|
434 | a541f297 | bellard | count &= ~1;
|
435 | a541f297 | bellard | for (i = 0; i != count; i++) { |
436 | c5df018e | bellard | crc = NVRAM_crc_update(crc, NVRAM_get_word(nvram, start + i)); |
437 | a541f297 | bellard | } |
438 | a541f297 | bellard | if (odd) {
|
439 | c5df018e | bellard | crc = NVRAM_crc_update(crc, NVRAM_get_byte(nvram, start + i) << 8);
|
440 | a541f297 | bellard | } |
441 | c5df018e | bellard | NVRAM_set_word(nvram, addr, crc); |
442 | a541f297 | bellard | } |
443 | a541f297 | bellard | |
444 | a541f297 | bellard | static void prep_NVRAM_init (void) |
445 | a541f297 | bellard | { |
446 | c5df018e | bellard | m48t59_t *nvram; |
447 | a541f297 | bellard | |
448 | c5df018e | bellard | nvram = m48t59_init(8, 0x0074, NVRAM_SIZE); |
449 | 9a64fbe4 | bellard | /* NVRAM header */
|
450 | 9a64fbe4 | bellard | /* 0x00: NVRAM size in kB */
|
451 | c5df018e | bellard | NVRAM_set_word(nvram, 0x00, NVRAM_SIZE >> 10); |
452 | 9a64fbe4 | bellard | /* 0x02: NVRAM version */
|
453 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x02, 0x01); |
454 | 9a64fbe4 | bellard | /* 0x03: NVRAM revision */
|
455 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x03, 0x01); |
456 | 9a64fbe4 | bellard | /* 0x08: last OS */
|
457 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x08, 0x00); /* Unknown */ |
458 | 9a64fbe4 | bellard | /* 0x09: endian */
|
459 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x09, 'B'); /* Big-endian */ |
460 | a541f297 | bellard | /* 0x0A: OSArea usage */
|
461 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x0A, 0x00); /* Empty */ |
462 | 9a64fbe4 | bellard | /* 0x0B: PM mode */
|
463 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x0B, 0x00); /* Normal */ |
464 | 9a64fbe4 | bellard | /* Restart block description record */
|
465 | 9a64fbe4 | bellard | /* 0x0C: restart block version */
|
466 | c5df018e | bellard | NVRAM_set_word(nvram, 0x0C, 0x01); |
467 | 9a64fbe4 | bellard | /* 0x0E: restart block revision */
|
468 | c5df018e | bellard | NVRAM_set_word(nvram, 0x0E, 0x01); |
469 | 9a64fbe4 | bellard | /* 0x20: restart address */
|
470 | c5df018e | bellard | NVRAM_set_lword(nvram, 0x20, 0x00); |
471 | 9a64fbe4 | bellard | /* 0x24: save area address */
|
472 | c5df018e | bellard | NVRAM_set_lword(nvram, 0x24, 0x00); |
473 | 9a64fbe4 | bellard | /* 0x28: save area length */
|
474 | c5df018e | bellard | NVRAM_set_lword(nvram, 0x28, 0x00); |
475 | a541f297 | bellard | /* 0x1C: checksum of restart block */
|
476 | c5df018e | bellard | NVRAM_set_crc(nvram, 0x1C, 0x0C, 32); |
477 | a541f297 | bellard | |
478 | 9a64fbe4 | bellard | /* Security section */
|
479 | 9a64fbe4 | bellard | /* Set all to zero */
|
480 | 9a64fbe4 | bellard | /* 0xC4: pointer to global environment area */
|
481 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xC4, 0x0100); |
482 | 9a64fbe4 | bellard | /* 0xC8: size of global environment area */
|
483 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xC8,
|
484 | a541f297 | bellard | NVRAM_END - NVRAM_OSAREA_SIZE - NVRAM_CONFSIZE - 0x0100);
|
485 | 9a64fbe4 | bellard | /* 0xD4: pointer to configuration area */
|
486 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xD4, NVRAM_END - NVRAM_CONFSIZE);
|
487 | 9a64fbe4 | bellard | /* 0xD8: size of configuration area */
|
488 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xD8, NVRAM_CONFSIZE);
|
489 | 9a64fbe4 | bellard | /* 0xE8: pointer to OS specific area */
|
490 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xE8,
|
491 | a541f297 | bellard | NVRAM_END - NVRAM_CONFSIZE - NVRAM_OSAREA_SIZE); |
492 | 9a64fbe4 | bellard | /* 0xD8: size of OS specific area */
|
493 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xEC, NVRAM_OSAREA_SIZE);
|
494 | 9a64fbe4 | bellard | |
495 | a541f297 | bellard | /* Configuration area */
|
496 | a541f297 | bellard | /* RTC init */
|
497 | c5df018e | bellard | // NVRAM_set_lword(nvram, 0x1FFC, 0x50);
|
498 | 9a64fbe4 | bellard | |
499 | a541f297 | bellard | /* 0x04: checksum 0 => OS area */
|
500 | c5df018e | bellard | NVRAM_set_crc(nvram, 0x04, 0x00, |
501 | a541f297 | bellard | NVRAM_END - NVRAM_CONFSIZE - NVRAM_OSAREA_SIZE); |
502 | a541f297 | bellard | /* 0x06: checksum of config area */
|
503 | c5df018e | bellard | NVRAM_set_crc(nvram, 0x06, NVRAM_END - NVRAM_CONFSIZE, NVRAM_CONFSIZE);
|
504 | 9a64fbe4 | bellard | } |
505 | 9a64fbe4 | bellard | |
506 | 9a64fbe4 | bellard | int load_initrd (const char *filename, uint8_t *addr) |
507 | 9a64fbe4 | bellard | { |
508 | 9a64fbe4 | bellard | int fd, size;
|
509 | 9a64fbe4 | bellard | |
510 | 9a64fbe4 | bellard | printf("Load initrd\n");
|
511 | 9a64fbe4 | bellard | fd = open(filename, O_RDONLY); |
512 | 9a64fbe4 | bellard | if (fd < 0) |
513 | 9a64fbe4 | bellard | return -1; |
514 | 9a64fbe4 | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
515 | 9a64fbe4 | bellard | if (size < 0) |
516 | 9a64fbe4 | bellard | goto fail;
|
517 | 9a64fbe4 | bellard | close(fd); |
518 | 9a64fbe4 | bellard | printf("Load initrd: %d\n", size);
|
519 | 9a64fbe4 | bellard | return size;
|
520 | 9a64fbe4 | bellard | fail:
|
521 | 9a64fbe4 | bellard | close(fd); |
522 | 9a64fbe4 | bellard | printf("Load initrd failed\n");
|
523 | 9a64fbe4 | bellard | return -1; |
524 | 9a64fbe4 | bellard | } |
525 | 9a64fbe4 | bellard | |
526 | 9a64fbe4 | bellard | /* Quick hack for PPC memory infos... */
|
527 | 9a64fbe4 | bellard | static void put_long (void *addr, uint32_t l) |
528 | 9a64fbe4 | bellard | { |
529 | 9a64fbe4 | bellard | char *pos = addr;
|
530 | 9a64fbe4 | bellard | pos[0] = (l >> 24) & 0xFF; |
531 | 9a64fbe4 | bellard | pos[1] = (l >> 16) & 0xFF; |
532 | 9a64fbe4 | bellard | pos[2] = (l >> 8) & 0xFF; |
533 | 9a64fbe4 | bellard | pos[3] = l & 0xFF; |
534 | 9a64fbe4 | bellard | } |
535 | 9a64fbe4 | bellard | |
536 | 9a64fbe4 | bellard | /* bootloader infos are in the form:
|
537 | 9a64fbe4 | bellard | * uint32_t TAG
|
538 | 9a64fbe4 | bellard | * uint32_t TAG_size (from TAG to next TAG).
|
539 | a541f297 | bellard | * data
|
540 | 9a64fbe4 | bellard | * ....
|
541 | 9a64fbe4 | bellard | */
|
542 | 9a64fbe4 | bellard | #if !defined (USE_OPEN_FIRMWARE)
|
543 | 9a64fbe4 | bellard | static void *set_bootinfo_tag (void *addr, uint32_t tag, uint32_t size, |
544 | 9a64fbe4 | bellard | void *data)
|
545 | 9a64fbe4 | bellard | { |
546 | 9a64fbe4 | bellard | char *pos = addr;
|
547 | 9a64fbe4 | bellard | |
548 | 9a64fbe4 | bellard | put_long(pos, tag); |
549 | 9a64fbe4 | bellard | pos += 4;
|
550 | 9a64fbe4 | bellard | put_long(pos, size + 8);
|
551 | 9a64fbe4 | bellard | pos += 4;
|
552 | 9a64fbe4 | bellard | memcpy(pos, data, size); |
553 | 9a64fbe4 | bellard | pos += size; |
554 | 9a64fbe4 | bellard | |
555 | 9a64fbe4 | bellard | return pos;
|
556 | 9a64fbe4 | bellard | } |
557 | 9a64fbe4 | bellard | #endif
|
558 | 9a64fbe4 | bellard | |
559 | 9a64fbe4 | bellard | typedef struct boot_dev_t { |
560 | 9a64fbe4 | bellard | const unsigned char *name; |
561 | 9a64fbe4 | bellard | int major;
|
562 | 9a64fbe4 | bellard | int minor;
|
563 | 9a64fbe4 | bellard | } boot_dev_t; |
564 | 9a64fbe4 | bellard | |
565 | 9a64fbe4 | bellard | static boot_dev_t boot_devs[] =
|
566 | 9a64fbe4 | bellard | { |
567 | 9a64fbe4 | bellard | { "/dev/fd0", 2, 0, }, |
568 | 9a64fbe4 | bellard | { "/dev/fd1", 2, 1, }, |
569 | a541f297 | bellard | { "/dev/hda", 3, 1, }, |
570 | 9a64fbe4 | bellard | // { "/dev/ide/host0/bus0/target0/lun0/part1", 3, 1, },
|
571 | a541f297 | bellard | // { "/dev/hdc", 22, 0, },
|
572 | a541f297 | bellard | { "/dev/hdc", 22, 1, }, |
573 | 9a64fbe4 | bellard | { "/dev/ram0 init=/linuxrc", 1, 0, }, |
574 | 9a64fbe4 | bellard | }; |
575 | 9a64fbe4 | bellard | |
576 | 9a64fbe4 | bellard | /* BATU:
|
577 | 9a64fbe4 | bellard | * BEPI : bloc virtual address
|
578 | 9a64fbe4 | bellard | * BL : area size bits (128 kB is 0, 256 1, 512 3, ...
|
579 | 9a64fbe4 | bellard | * Vs/Vp
|
580 | 9a64fbe4 | bellard | * BATL:
|
581 | 9a64fbe4 | bellard | * BPRN : bloc real address align on 4MB boundary
|
582 | 9a64fbe4 | bellard | * WIMG : cache access mode : not used
|
583 | 9a64fbe4 | bellard | * PP : protection bits
|
584 | 9a64fbe4 | bellard | */
|
585 | 9a64fbe4 | bellard | static void setup_BAT (CPUPPCState *env, int BAT, |
586 | 9a64fbe4 | bellard | uint32_t virtual, uint32_t physical, |
587 | 9a64fbe4 | bellard | uint32_t size, int Vs, int Vp, int PP) |
588 | 9a64fbe4 | bellard | { |
589 | 9a64fbe4 | bellard | uint32_t sz_bits, tmp_sz, align, tmp; |
590 | 9a64fbe4 | bellard | |
591 | 9a64fbe4 | bellard | sz_bits = 0;
|
592 | 9a64fbe4 | bellard | align = 131072;
|
593 | 9a64fbe4 | bellard | for (tmp_sz = size / 131072; tmp_sz != 1; tmp_sz = tmp_sz >> 1) { |
594 | 9a64fbe4 | bellard | sz_bits = (sz_bits << 1) + 1; |
595 | 9a64fbe4 | bellard | align = align << 1;
|
596 | 9a64fbe4 | bellard | } |
597 | 9a64fbe4 | bellard | tmp = virtual & ~(align - 1); /* Align virtual area start */ |
598 | 9a64fbe4 | bellard | tmp |= sz_bits << 2; /* Fix BAT size */ |
599 | 9a64fbe4 | bellard | tmp |= Vs << 1; /* Supervisor access */ |
600 | 9a64fbe4 | bellard | tmp |= Vp; /* User access */
|
601 | 9a64fbe4 | bellard | env->DBAT[0][BAT] = tmp;
|
602 | 9a64fbe4 | bellard | env->IBAT[0][BAT] = tmp;
|
603 | 9a64fbe4 | bellard | tmp = physical & ~(align - 1); /* Align physical area start */ |
604 | 9a64fbe4 | bellard | tmp |= 0; /* Don't care about WIMG */ |
605 | 9a64fbe4 | bellard | tmp |= PP; /* Protection */
|
606 | 9a64fbe4 | bellard | env->DBAT[1][BAT] = tmp;
|
607 | 9a64fbe4 | bellard | env->IBAT[1][BAT] = tmp;
|
608 | 9a64fbe4 | bellard | printf("Set BATU0 to 0x%08x BATL0 to 0x%08x\n",
|
609 | 9a64fbe4 | bellard | env->DBAT[0][BAT], env->DBAT[1][BAT]); |
610 | 9a64fbe4 | bellard | } |
611 | 9a64fbe4 | bellard | |
612 | 9a64fbe4 | bellard | static void VGA_printf (uint8_t *s) |
613 | 9a64fbe4 | bellard | { |
614 | 9a64fbe4 | bellard | uint16_t *arg_ptr; |
615 | 9a64fbe4 | bellard | unsigned int format_width, i; |
616 | 9a64fbe4 | bellard | int in_format;
|
617 | 9a64fbe4 | bellard | uint16_t arg, digit, nibble; |
618 | 9a64fbe4 | bellard | uint8_t c; |
619 | 9a64fbe4 | bellard | |
620 | a541f297 | bellard | arg_ptr = (uint16_t *)((void *)&s);
|
621 | 9a64fbe4 | bellard | in_format = 0;
|
622 | 9a64fbe4 | bellard | format_width = 0;
|
623 | 9a64fbe4 | bellard | while ((c = *s) != '\0') { |
624 | 9a64fbe4 | bellard | if (c == '%') { |
625 | 9a64fbe4 | bellard | in_format = 1;
|
626 | 9a64fbe4 | bellard | format_width = 0;
|
627 | 9a64fbe4 | bellard | } else if (in_format) { |
628 | 9a64fbe4 | bellard | if ((c >= '0') && (c <= '9')) { |
629 | 9a64fbe4 | bellard | format_width = (format_width * 10) + (c - '0'); |
630 | 9a64fbe4 | bellard | } else if (c == 'x') { |
631 | 9a64fbe4 | bellard | arg_ptr++; // increment to next arg
|
632 | 9a64fbe4 | bellard | arg = *arg_ptr; |
633 | 9a64fbe4 | bellard | if (format_width == 0) |
634 | 9a64fbe4 | bellard | format_width = 4;
|
635 | 9a64fbe4 | bellard | digit = format_width - 1;
|
636 | 9a64fbe4 | bellard | for (i = 0; i < format_width; i++) { |
637 | 9a64fbe4 | bellard | nibble = (arg >> (4 * digit)) & 0x000f; |
638 | 9a64fbe4 | bellard | if (nibble <= 9) |
639 | a541f297 | bellard | PPC_io_writeb(PPC_IO_BASE + 0x500, nibble + '0', 0); |
640 | 9a64fbe4 | bellard | else
|
641 | a541f297 | bellard | PPC_io_writeb(PPC_IO_BASE + 0x500, nibble + 'A', 0); |
642 | 9a64fbe4 | bellard | digit--; |
643 | 9a64fbe4 | bellard | } |
644 | 9a64fbe4 | bellard | in_format = 0;
|
645 | 9a64fbe4 | bellard | } |
646 | 9a64fbe4 | bellard | //else if (c == 'd') {
|
647 | 9a64fbe4 | bellard | // in_format = 0;
|
648 | 9a64fbe4 | bellard | // }
|
649 | 9a64fbe4 | bellard | } else {
|
650 | a541f297 | bellard | PPC_io_writeb(PPC_IO_BASE + 0x500, c, 0); |
651 | 9a64fbe4 | bellard | } |
652 | 9a64fbe4 | bellard | s++; |
653 | 9a64fbe4 | bellard | } |
654 | 9a64fbe4 | bellard | } |
655 | 9a64fbe4 | bellard | |
656 | 9a64fbe4 | bellard | static void VGA_init (void) |
657 | 9a64fbe4 | bellard | { |
658 | 9a64fbe4 | bellard | /* Basic VGA init, inspired by plex86 VGAbios */
|
659 | 9a64fbe4 | bellard | printf("Init VGA...\n");
|
660 | a541f297 | bellard | #if 1 |
661 | 9a64fbe4 | bellard | /* switch to color mode and enable CPU access 480 lines */
|
662 | a541f297 | bellard | PPC_io_writeb(PPC_IO_BASE + 0x3C2, 0xC3, 0); |
663 | 9a64fbe4 | bellard | /* more than 64k 3C4/04 */
|
664 | a541f297 | bellard | PPC_io_writeb(PPC_IO_BASE + 0x3C4, 0x04, 0); |
665 | a541f297 | bellard | PPC_io_writeb(PPC_IO_BASE + 0x3C5, 0x02, 0); |
666 | a541f297 | bellard | #endif
|
667 | 9a64fbe4 | bellard | VGA_printf("PPC VGA BIOS...\n");
|
668 | 9a64fbe4 | bellard | } |
669 | 9a64fbe4 | bellard | |
670 | a541f297 | bellard | extern CPUPPCState *global_env;
|
671 | a541f297 | bellard | |
672 | a541f297 | bellard | void PPC_init_hw (/*CPUPPCState *env,*/ uint32_t mem_size, |
673 | 9a64fbe4 | bellard | uint32_t kernel_addr, uint32_t kernel_size, |
674 | a541f297 | bellard | uint32_t stack_addr, int boot_device,
|
675 | a541f297 | bellard | const unsigned char *initrd_file) |
676 | 9a64fbe4 | bellard | { |
677 | a541f297 | bellard | CPUPPCState *env = global_env; |
678 | 9a64fbe4 | bellard | char *p;
|
679 | 9a64fbe4 | bellard | #if !defined (USE_OPEN_FIRMWARE)
|
680 | 9a64fbe4 | bellard | char *tmp;
|
681 | 9a64fbe4 | bellard | uint32_t tmpi[2];
|
682 | 9a64fbe4 | bellard | #endif
|
683 | a541f297 | bellard | |
684 | a541f297 | bellard | printf("RAM size: %u 0x%08x (%u)\n", mem_size, mem_size, mem_size >> 20); |
685 | 9a64fbe4 | bellard | #if defined (USE_OPEN_FIRMWARE)
|
686 | 9a64fbe4 | bellard | setup_memory(env, mem_size); |
687 | 9a64fbe4 | bellard | #endif
|
688 | 9a64fbe4 | bellard | |
689 | 9a64fbe4 | bellard | /* Fake bootloader */
|
690 | a541f297 | bellard | { |
691 | a541f297 | bellard | #if 1 |
692 | a541f297 | bellard | uint32_t offset = |
693 | a541f297 | bellard | *((uint32_t *)((uint32_t)phys_ram_base + kernel_addr)); |
694 | a541f297 | bellard | #else
|
695 | a541f297 | bellard | uint32_t offset = 12;
|
696 | a541f297 | bellard | #endif
|
697 | a541f297 | bellard | env->nip = kernel_addr + offset; |
698 | a541f297 | bellard | printf("Start address: 0x%08x\n", env->nip);
|
699 | a541f297 | bellard | } |
700 | 9a64fbe4 | bellard | /* Set up msr according to PREP specification */
|
701 | 9a64fbe4 | bellard | msr_ee = 0;
|
702 | 9a64fbe4 | bellard | msr_fp = 1;
|
703 | 9a64fbe4 | bellard | msr_pr = 0; /* Start in supervisor mode */ |
704 | 9a64fbe4 | bellard | msr_me = 1;
|
705 | 9a64fbe4 | bellard | msr_fe0 = msr_fe1 = 0;
|
706 | 9a64fbe4 | bellard | msr_ip = 0;
|
707 | 9a64fbe4 | bellard | msr_ir = msr_dr = 1;
|
708 | 9a64fbe4 | bellard | // msr_sf = 0;
|
709 | 9a64fbe4 | bellard | msr_le = msr_ile = 0;
|
710 | 9a64fbe4 | bellard | env->gpr[1] = stack_addr; /* Let's have a stack */ |
711 | 9a64fbe4 | bellard | env->gpr[2] = 0; |
712 | 9a64fbe4 | bellard | env->gpr[8] = kernel_addr;
|
713 | 9a64fbe4 | bellard | /* There is a bug in 2.4 kernels:
|
714 | 9a64fbe4 | bellard | * if a decrementer exception is pending when it enables msr_ee,
|
715 | 9a64fbe4 | bellard | * it's not ready to handle it...
|
716 | 9a64fbe4 | bellard | */
|
717 | 9a64fbe4 | bellard | env->decr = 0xFFFFFFFF;
|
718 | 9a64fbe4 | bellard | p = (void *)(phys_ram_base + kernel_addr);
|
719 | 9a64fbe4 | bellard | #if !defined (USE_OPEN_FIRMWARE)
|
720 | 9a64fbe4 | bellard | /* Let's register the whole memory available only in supervisor mode */
|
721 | 9a64fbe4 | bellard | setup_BAT(env, 0, 0x00000000, 0x00000000, mem_size, 1, 0, 2); |
722 | 9a64fbe4 | bellard | /* Avoid open firmware init call (to get a console)
|
723 | 9a64fbe4 | bellard | * This will make the kernel think we are a PREP machine...
|
724 | 9a64fbe4 | bellard | */
|
725 | 9a64fbe4 | bellard | put_long(p, 0xdeadc0de);
|
726 | 9a64fbe4 | bellard | /* Build a real stack room */
|
727 | 9a64fbe4 | bellard | p = (void *)(phys_ram_base + stack_addr);
|
728 | 9a64fbe4 | bellard | put_long(p, stack_addr); |
729 | 9a64fbe4 | bellard | p -= 32;
|
730 | 9a64fbe4 | bellard | env->gpr[1] -= 32; |
731 | 9a64fbe4 | bellard | /* Pretend there are no residual data */
|
732 | 9a64fbe4 | bellard | env->gpr[3] = 0; |
733 | a541f297 | bellard | if (initrd_file != NULL) { |
734 | 9a64fbe4 | bellard | int size;
|
735 | a541f297 | bellard | env->gpr[4] = (kernel_addr + kernel_size + 4095) & ~4095; |
736 | a541f297 | bellard | size = load_initrd(initrd_file, |
737 | 9a64fbe4 | bellard | (void *)((uint32_t)phys_ram_base + env->gpr[4])); |
738 | 9a64fbe4 | bellard | if (size < 0) { |
739 | 9a64fbe4 | bellard | /* No initrd */
|
740 | 9a64fbe4 | bellard | env->gpr[4] = env->gpr[5] = 0; |
741 | 9a64fbe4 | bellard | } else {
|
742 | 9a64fbe4 | bellard | env->gpr[5] = size;
|
743 | 9a64fbe4 | bellard | boot_device = 'e';
|
744 | 9a64fbe4 | bellard | } |
745 | a541f297 | bellard | printf("Initrd loaded at 0x%08x (%d) (0x%08x 0x%08x)\n",
|
746 | a541f297 | bellard | env->gpr[4], env->gpr[5], kernel_addr, kernel_size); |
747 | a541f297 | bellard | } else {
|
748 | a541f297 | bellard | env->gpr[4] = env->gpr[5] = 0; |
749 | 9a64fbe4 | bellard | } |
750 | 9a64fbe4 | bellard | /* We have to put bootinfos after the BSS
|
751 | 9a64fbe4 | bellard | * The BSS starts after the kernel end.
|
752 | 9a64fbe4 | bellard | */
|
753 | 9a64fbe4 | bellard | #if 0
|
754 | 9a64fbe4 | bellard | p = (void *)(((uint32_t)phys_ram_base + kernel_addr +
|
755 | 9a64fbe4 | bellard | kernel_size + (1 << 20) - 1) & ~((1 << 20) - 1));
|
756 | 9a64fbe4 | bellard | #else
|
757 | 9a64fbe4 | bellard | p = (void *)((uint32_t)phys_ram_base + kernel_addr + 0x400000); |
758 | 9a64fbe4 | bellard | #endif
|
759 | 9a64fbe4 | bellard | if (loglevel > 0) { |
760 | 9a64fbe4 | bellard | fprintf(logfile, "bootinfos: %p 0x%08x\n",
|
761 | 9a64fbe4 | bellard | p, (uint32_t)p - (uint32_t)phys_ram_base); |
762 | 9a64fbe4 | bellard | } else {
|
763 | 9a64fbe4 | bellard | printf("bootinfos: %p 0x%08x\n",
|
764 | 9a64fbe4 | bellard | p, (uint32_t)p - (uint32_t)phys_ram_base); |
765 | 9a64fbe4 | bellard | } |
766 | 9a64fbe4 | bellard | /* Command line: let's put it after bootinfos */
|
767 | 9a64fbe4 | bellard | #if 0
|
768 | 9a64fbe4 | bellard | sprintf(p + 0x1000, "console=ttyS0,9600 root=%02x%02x mem=%dM",
|
769 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].major,
|
770 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].minor,
|
771 | a541f297 | bellard | mem_size >> 20);
|
772 | 9a64fbe4 | bellard | #else
|
773 | a541f297 | bellard | sprintf(p + 0x1000, "console=ttyS0,9600 console=tty0 root=%s mem=%dM", |
774 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].name,
|
775 | a541f297 | bellard | mem_size >> 20);
|
776 | 9a64fbe4 | bellard | #endif
|
777 | 9a64fbe4 | bellard | env->gpr[6] = (uint32_t)p + 0x1000 - (uint32_t)phys_ram_base; |
778 | 9a64fbe4 | bellard | env->gpr[7] = env->gpr[6] + strlen(p + 0x1000); |
779 | 9a64fbe4 | bellard | if (loglevel > 0) { |
780 | 9a64fbe4 | bellard | fprintf(logfile, "cmdline: %p 0x%08x [%s]\n",
|
781 | 9a64fbe4 | bellard | p + 0x1000, env->gpr[6], p + 0x1000); |
782 | 9a64fbe4 | bellard | } else {
|
783 | 9a64fbe4 | bellard | printf("cmdline: %p 0x%08x [%s]\n",
|
784 | 9a64fbe4 | bellard | p + 0x1000, env->gpr[6], p + 0x1000); |
785 | 9a64fbe4 | bellard | } |
786 | 9a64fbe4 | bellard | /* BI_FIRST */
|
787 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1010, 0, 0); |
788 | 9a64fbe4 | bellard | /* BI_CMD_LINE */
|
789 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1012, env->gpr[7] - env->gpr[6], |
790 | 9a64fbe4 | bellard | (void *)(env->gpr[6] + (uint32_t)phys_ram_base)); |
791 | 9a64fbe4 | bellard | /* BI_MEM_SIZE */
|
792 | 9a64fbe4 | bellard | tmp = (void *)tmpi;
|
793 | a541f297 | bellard | tmp[0] = (mem_size >> 24) & 0xFF; |
794 | a541f297 | bellard | tmp[1] = (mem_size >> 16) & 0xFF; |
795 | a541f297 | bellard | tmp[2] = (mem_size >> 8) & 0xFF; |
796 | a541f297 | bellard | tmp[3] = mem_size & 0xFF; |
797 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1017, 4, tmpi); |
798 | 9a64fbe4 | bellard | /* BI_INITRD */
|
799 | 9a64fbe4 | bellard | tmp[0] = (env->gpr[4] >> 24) & 0xFF; |
800 | 9a64fbe4 | bellard | tmp[1] = (env->gpr[4] >> 16) & 0xFF; |
801 | 9a64fbe4 | bellard | tmp[2] = (env->gpr[4] >> 8) & 0xFF; |
802 | 9a64fbe4 | bellard | tmp[3] = env->gpr[4] & 0xFF; |
803 | 9a64fbe4 | bellard | tmp[4] = (env->gpr[5] >> 24) & 0xFF; |
804 | 9a64fbe4 | bellard | tmp[5] = (env->gpr[5] >> 16) & 0xFF; |
805 | 9a64fbe4 | bellard | tmp[6] = (env->gpr[5] >> 8) & 0xFF; |
806 | 9a64fbe4 | bellard | tmp[7] = env->gpr[5] & 0xFF; |
807 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1014, 8, tmpi); |
808 | a541f297 | bellard | env->gpr[4] = env->gpr[5] = 0; |
809 | 9a64fbe4 | bellard | /* BI_LAST */
|
810 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1011, 0, 0); |
811 | 9a64fbe4 | bellard | #else
|
812 | 9a64fbe4 | bellard | /* Set up MMU:
|
813 | 9a64fbe4 | bellard | * kernel is loaded at kernel_addr and wants to be seen at 0x01000000
|
814 | 9a64fbe4 | bellard | */
|
815 | 9a64fbe4 | bellard | setup_BAT(env, 0, 0x01000000, kernel_addr, 0x00400000, 1, 0, 2); |
816 | 9a64fbe4 | bellard | { |
817 | 9a64fbe4 | bellard | #if 0
|
818 | 9a64fbe4 | bellard | uint32_t offset =
|
819 | 9a64fbe4 | bellard | *((uint32_t *)((uint32_t)phys_ram_base + kernel_addr));
|
820 | 9a64fbe4 | bellard | #else
|
821 | 9a64fbe4 | bellard | uint32_t offset = 12;
|
822 | 9a64fbe4 | bellard | #endif
|
823 | 9a64fbe4 | bellard | env->nip = 0x01000000 | (kernel_addr + offset);
|
824 | 9a64fbe4 | bellard | printf("Start address: 0x%08x\n", env->nip);
|
825 | 9a64fbe4 | bellard | } |
826 | 9a64fbe4 | bellard | env->gpr[1] = env->nip + (1 << 22); |
827 | 9a64fbe4 | bellard | p = (void *)(phys_ram_base + stack_addr);
|
828 | 9a64fbe4 | bellard | put_long(p - 32, stack_addr);
|
829 | 9a64fbe4 | bellard | env->gpr[1] -= 32; |
830 | 9a64fbe4 | bellard | printf("Kernel starts at 0x%08x stack 0x%08x\n", env->nip, env->gpr[1]); |
831 | 9a64fbe4 | bellard | /* We want all lower address not to be translated */
|
832 | 9a64fbe4 | bellard | setup_BAT(env, 1, 0x00000000, 0x00000000, 0x010000000, 1, 1, 2); |
833 | 9a64fbe4 | bellard | /* We also need a BAT to access OF */
|
834 | 9a64fbe4 | bellard | setup_BAT(env, 2, 0xFFFE0000, mem_size - 131072, 131072, 1, 0, 1); |
835 | 9a64fbe4 | bellard | /* Setup OF entry point */
|
836 | 9a64fbe4 | bellard | { |
837 | 9a64fbe4 | bellard | char *p;
|
838 | 9a64fbe4 | bellard | p = (char *)phys_ram_base + mem_size - 131072; |
839 | 9a64fbe4 | bellard | /* Special opcode to call OF */
|
840 | 9a64fbe4 | bellard | *p++ = 0x18; *p++ = 0x00; *p++ = 0x00; *p++ = 0x02; |
841 | 9a64fbe4 | bellard | /* blr */
|
842 | 9a64fbe4 | bellard | *p++ = 0x4E; *p++ = 0x80; *p++ = 0x00; *p++ = 0x20; |
843 | 9a64fbe4 | bellard | } |
844 | 9a64fbe4 | bellard | env->gpr[5] = 0xFFFE0000; |
845 | 9a64fbe4 | bellard | /* Register translations */
|
846 | 9a64fbe4 | bellard | { |
847 | 9a64fbe4 | bellard | OF_transl_t translations[3] = {
|
848 | 9a64fbe4 | bellard | { 0x01000000, 0x00400000, kernel_addr, 0x00000002, }, |
849 | 9a64fbe4 | bellard | { 0x00000000, 0x01000000, 0x00000000, 0x00000002, }, |
850 | 9a64fbe4 | bellard | { 0xFFFE0000, 0x00020000, mem_size - (128 * 1024), |
851 | 9a64fbe4 | bellard | 0x00000001, },
|
852 | 9a64fbe4 | bellard | }; |
853 | 9a64fbe4 | bellard | OF_register_translations(3, translations);
|
854 | 9a64fbe4 | bellard | } |
855 | 9a64fbe4 | bellard | /* Quite artificial, for now */
|
856 | 9a64fbe4 | bellard | OF_register_bus("isa", "isa"); |
857 | 9a64fbe4 | bellard | OF_register_serial("isa", "serial", 4, 0x3f8); |
858 | 9a64fbe4 | bellard | OF_register_stdio("serial", "serial"); |
859 | 9a64fbe4 | bellard | /* Set up RTAS service */
|
860 | 9a64fbe4 | bellard | RTAS_init(); |
861 | 9a64fbe4 | bellard | /* Command line: let's put it just over the stack */
|
862 | a541f297 | bellard | #if 0
|
863 | a541f297 | bellard | #if 0
|
864 | a541f297 | bellard | p = (void *)(((uint32_t)phys_ram_base + kernel_addr +
|
865 | a541f297 | bellard | kernel_size + (1 << 20) - 1) & ~((1 << 20) - 1));
|
866 | a541f297 | bellard | #else
|
867 | a541f297 | bellard | p = (void *)((uint32_t)phys_ram_base + kernel_addr + 0x400000); |
868 | a541f297 | bellard | #endif
|
869 | 9a64fbe4 | bellard | #if 1 |
870 | 9a64fbe4 | bellard | sprintf(p, "console=ttyS0,9600 root=%02x%02x mem=%dM",
|
871 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].major,
|
872 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].minor,
|
873 | a541f297 | bellard | mem_size >> 20);
|
874 | 9a64fbe4 | bellard | #else
|
875 | 9a64fbe4 | bellard | sprintf(p, "console=ttyS0,9600 root=%s mem=%dM ne2000=0x300,9",
|
876 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].name,
|
877 | a541f297 | bellard | mem_size >> 20);
|
878 | 9a64fbe4 | bellard | #endif
|
879 | 9a64fbe4 | bellard | OF_register_bootargs(p); |
880 | 9a64fbe4 | bellard | #endif
|
881 | a541f297 | bellard | #endif
|
882 | 9a64fbe4 | bellard | } |
883 | 9a64fbe4 | bellard | |
884 | 9a64fbe4 | bellard | void PPC_end_init (void) |
885 | 9a64fbe4 | bellard | { |
886 | 9a64fbe4 | bellard | VGA_init(); |
887 | 9a64fbe4 | bellard | } |
888 | a541f297 | bellard | |
889 | a541f297 | bellard | /* PC hardware initialisation */
|
890 | a541f297 | bellard | void ppc_prep_init(int ram_size, int vga_ram_size, int boot_device, |
891 | a541f297 | bellard | DisplayState *ds, const char **fd_filename, int snapshot, |
892 | a541f297 | bellard | const char *kernel_filename, const char *kernel_cmdline, |
893 | a541f297 | bellard | const char *initrd_filename) |
894 | a541f297 | bellard | { |
895 | a541f297 | bellard | char buf[1024]; |
896 | a541f297 | bellard | int PPC_io_memory;
|
897 | a541f297 | bellard | int ret, linux_boot, initrd_size, i, nb_nics1, fd;
|
898 | a541f297 | bellard | |
899 | a541f297 | bellard | linux_boot = (kernel_filename != NULL);
|
900 | a541f297 | bellard | |
901 | a541f297 | bellard | /* allocate RAM */
|
902 | a541f297 | bellard | cpu_register_physical_memory(0, ram_size, 0); |
903 | a541f297 | bellard | |
904 | a541f297 | bellard | if (linux_boot) {
|
905 | a541f297 | bellard | /* now we can load the kernel */
|
906 | a541f297 | bellard | ret = load_image(kernel_filename, phys_ram_base + KERNEL_LOAD_ADDR); |
907 | a541f297 | bellard | if (ret < 0) { |
908 | a541f297 | bellard | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
909 | a541f297 | bellard | kernel_filename); |
910 | a541f297 | bellard | exit(1);
|
911 | a541f297 | bellard | } |
912 | a541f297 | bellard | /* load initrd */
|
913 | a541f297 | bellard | initrd_size = 0;
|
914 | a541f297 | bellard | #if 0
|
915 | a541f297 | bellard | if (initrd_filename) {
|
916 | a541f297 | bellard | initrd_size = load_image(initrd_filename, phys_ram_base + INITRD_LOAD_ADDR);
|
917 | a541f297 | bellard | if (initrd_size < 0) {
|
918 | a541f297 | bellard | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
919 | a541f297 | bellard | initrd_filename);
|
920 | a541f297 | bellard | exit(1);
|
921 | a541f297 | bellard | }
|
922 | a541f297 | bellard | }
|
923 | a541f297 | bellard | #endif
|
924 | a541f297 | bellard | PPC_init_hw(/*env,*/ ram_size, KERNEL_LOAD_ADDR, ret,
|
925 | a541f297 | bellard | KERNEL_STACK_ADDR, boot_device, initrd_filename); |
926 | a541f297 | bellard | } else {
|
927 | a541f297 | bellard | /* allocate ROM */
|
928 | a541f297 | bellard | // snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME);
|
929 | a541f297 | bellard | snprintf(buf, sizeof(buf), "%s", BIOS_FILENAME); |
930 | a541f297 | bellard | printf("load BIOS at %p\n", phys_ram_base + 0x000f0000); |
931 | a541f297 | bellard | ret = load_image(buf, phys_ram_base + 0x000f0000);
|
932 | a541f297 | bellard | if (ret != 0x10000) { |
933 | a541f297 | bellard | fprintf(stderr, "qemu: could not load PPC bios '%s' (%d)\n%m\n",
|
934 | a541f297 | bellard | buf, ret); |
935 | a541f297 | bellard | exit(1);
|
936 | a541f297 | bellard | } |
937 | a541f297 | bellard | } |
938 | a541f297 | bellard | |
939 | a541f297 | bellard | /* init basic PC hardware */
|
940 | a541f297 | bellard | vga_initialize(ds, phys_ram_base + ram_size, ram_size, |
941 | a541f297 | bellard | vga_ram_size); |
942 | a541f297 | bellard | rtc_init(0x70, 8); |
943 | a541f297 | bellard | pic_init(); |
944 | a541f297 | bellard | // pit_init(0x40, 0);
|
945 | a541f297 | bellard | |
946 | a541f297 | bellard | fd = serial_open_device(); |
947 | a541f297 | bellard | serial_init(0x3f8, 4, fd); |
948 | a541f297 | bellard | #if 1 |
949 | a541f297 | bellard | nb_nics1 = nb_nics; |
950 | a541f297 | bellard | if (nb_nics1 > NE2000_NB_MAX)
|
951 | a541f297 | bellard | nb_nics1 = NE2000_NB_MAX; |
952 | a541f297 | bellard | for(i = 0; i < nb_nics1; i++) { |
953 | a541f297 | bellard | ne2000_init(ne2000_io[i], ne2000_irq[i], &nd_table[i]); |
954 | a541f297 | bellard | } |
955 | a541f297 | bellard | #endif
|
956 | a541f297 | bellard | |
957 | a541f297 | bellard | for(i = 0; i < 2; i++) { |
958 | a541f297 | bellard | ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
959 | a541f297 | bellard | bs_table[2 * i], bs_table[2 * i + 1]); |
960 | a541f297 | bellard | } |
961 | a541f297 | bellard | kbd_init(); |
962 | a541f297 | bellard | AUD_init(); |
963 | a541f297 | bellard | DMA_init(); |
964 | a541f297 | bellard | // SB16_init();
|
965 | a541f297 | bellard | |
966 | a541f297 | bellard | fdctrl_init(6, 2, 0, 0x3f0, fd_table); |
967 | a541f297 | bellard | |
968 | a541f297 | bellard | /* Register 64 kB of IO space */
|
969 | a541f297 | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_io_read, PPC_io_write);
|
970 | a541f297 | bellard | cpu_register_physical_memory(0x80000000, 0x10000, PPC_io_memory); |
971 | a541f297 | bellard | /* Register fake IO ports for PREP */
|
972 | a541f297 | bellard | register_ioport_read(0x398, 2, 1, &PREP_io_read, NULL); |
973 | a541f297 | bellard | register_ioport_write(0x398, 2, 1, &PREP_io_write, NULL); |
974 | a541f297 | bellard | /* System control ports */
|
975 | a541f297 | bellard | register_ioport_write(0x0092, 0x1, 1, &PREP_io_800_writeb, NULL); |
976 | a541f297 | bellard | register_ioport_read(0x0800, 0x52, 1, &PREP_io_800_readb, NULL); |
977 | a541f297 | bellard | register_ioport_write(0x0800, 0x52, 1, &PREP_io_800_writeb, NULL); |
978 | a541f297 | bellard | /* PCI intack location (0xfef00000 / 0xbffffff0) */
|
979 | a541f297 | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_ioB_read, PPC_ioB_write);
|
980 | a541f297 | bellard | cpu_register_physical_memory(0xBFFFFFF0, 0x4, PPC_io_memory); |
981 | a541f297 | bellard | // cpu_register_physical_memory(0xFEF00000, 0x4, PPC_io_memory);
|
982 | a541f297 | bellard | prep_NVRAM_init(); |
983 | a541f297 | bellard | |
984 | a541f297 | bellard | PPC_end_init(); |
985 | a541f297 | bellard | } |