Revision f0e7a81c
| b/hw/net/xilinx_axienet.c | ||
|---|---|---|
| 32 | 32 |
|
| 33 | 33 |
#define DPHY(x) |
| 34 | 34 |
|
| 35 |
#define TYPE_XILINX_AXI_ENET "xlnx.axi-ethernet" |
|
| 36 |
|
|
| 37 |
#define XILINX_AXI_ENET(obj) \ |
|
| 38 |
OBJECT_CHECK(XilinxAXIEnet, (obj), TYPE_XILINX_AXI_ENET) |
|
| 39 |
|
|
| 35 | 40 |
/* Advertisement control register. */ |
| 36 | 41 |
#define ADVERTISE_10HALF 0x0020 /* Try for 10mbps half-duplex */ |
| 37 | 42 |
#define ADVERTISE_10FULL 0x0040 /* Try for 10mbps full-duplex */ |
| ... | ... | |
| 848 | 853 |
|
| 849 | 854 |
static int xilinx_enet_init(SysBusDevice *dev) |
| 850 | 855 |
{
|
| 851 |
XilinxAXIEnet *s = FROM_SYSBUS(typeof(*s), dev);
|
|
| 856 |
XilinxAXIEnet *s = XILINX_AXI_ENET(dev);
|
|
| 852 | 857 |
|
| 853 | 858 |
sysbus_init_irq(dev, &s->irq); |
| 854 | 859 |
|
| ... | ... | |
| 873 | 878 |
|
| 874 | 879 |
static void xilinx_enet_initfn(Object *obj) |
| 875 | 880 |
{
|
| 876 |
XilinxAXIEnet *s = FROM_SYSBUS(typeof(*s), SYS_BUS_DEVICE(obj));
|
|
| 881 |
XilinxAXIEnet *s = XILINX_AXI_ENET(obj);
|
|
| 877 | 882 |
Error *errp = NULL; |
| 878 | 883 |
|
| 879 | 884 |
object_property_add_link(obj, "axistream-connected", TYPE_STREAM_SLAVE, |
| ... | ... | |
| 901 | 906 |
} |
| 902 | 907 |
|
| 903 | 908 |
static const TypeInfo xilinx_enet_info = {
|
| 904 |
.name = "xlnx.axi-ethernet",
|
|
| 909 |
.name = TYPE_XILINX_AXI_ENET,
|
|
| 905 | 910 |
.parent = TYPE_SYS_BUS_DEVICE, |
| 906 | 911 |
.instance_size = sizeof(XilinxAXIEnet), |
| 907 | 912 |
.class_init = xilinx_enet_class_init, |
Also available in: Unified diff