root / cpu-defs.h @ f36672ae
History | View | Annotate | Download (8.5 kB)
1 | ab93bbe2 | bellard | /*
|
---|---|---|---|
2 | ab93bbe2 | bellard | * common defines for all CPUs
|
3 | 5fafdf24 | ths | *
|
4 | ab93bbe2 | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | ab93bbe2 | bellard | *
|
6 | ab93bbe2 | bellard | * This library is free software; you can redistribute it and/or
|
7 | ab93bbe2 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | ab93bbe2 | bellard | * License as published by the Free Software Foundation; either
|
9 | ab93bbe2 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | ab93bbe2 | bellard | *
|
11 | ab93bbe2 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | ab93bbe2 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | ab93bbe2 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | ab93bbe2 | bellard | * Lesser General Public License for more details.
|
15 | ab93bbe2 | bellard | *
|
16 | ab93bbe2 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | ab93bbe2 | bellard | * License along with this library; if not, write to the Free Software
|
18 | ab93bbe2 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | ab93bbe2 | bellard | */
|
20 | ab93bbe2 | bellard | #ifndef CPU_DEFS_H
|
21 | ab93bbe2 | bellard | #define CPU_DEFS_H
|
22 | ab93bbe2 | bellard | |
23 | 87ecb68b | pbrook | #ifndef NEED_CPU_H
|
24 | 87ecb68b | pbrook | #error cpu.h included from common code
|
25 | 87ecb68b | pbrook | #endif
|
26 | 87ecb68b | pbrook | |
27 | ab93bbe2 | bellard | #include "config.h" |
28 | ab93bbe2 | bellard | #include <setjmp.h> |
29 | ed1c0bcb | bellard | #include <inttypes.h> |
30 | ed1c0bcb | bellard | #include "osdep.h" |
31 | ab93bbe2 | bellard | |
32 | 35b66fc4 | bellard | #ifndef TARGET_LONG_BITS
|
33 | 35b66fc4 | bellard | #error TARGET_LONG_BITS must be defined before including this header
|
34 | 35b66fc4 | bellard | #endif
|
35 | 35b66fc4 | bellard | |
36 | 5fafdf24 | ths | #ifndef TARGET_PHYS_ADDR_BITS
|
37 | 4f2ac237 | bellard | #if TARGET_LONG_BITS >= HOST_LONG_BITS
|
38 | ab6d960f | bellard | #define TARGET_PHYS_ADDR_BITS TARGET_LONG_BITS
|
39 | 4f2ac237 | bellard | #else
|
40 | 4f2ac237 | bellard | #define TARGET_PHYS_ADDR_BITS HOST_LONG_BITS
|
41 | 4f2ac237 | bellard | #endif
|
42 | ab6d960f | bellard | #endif
|
43 | ab6d960f | bellard | |
44 | 35b66fc4 | bellard | #define TARGET_LONG_SIZE (TARGET_LONG_BITS / 8) |
45 | 35b66fc4 | bellard | |
46 | ab6d960f | bellard | /* target_ulong is the type of a virtual address */
|
47 | 35b66fc4 | bellard | #if TARGET_LONG_SIZE == 4 |
48 | 35b66fc4 | bellard | typedef int32_t target_long;
|
49 | 35b66fc4 | bellard | typedef uint32_t target_ulong;
|
50 | c27004ec | bellard | #define TARGET_FMT_lx "%08x" |
51 | b62b461b | j_mayer | #define TARGET_FMT_ld "%d" |
52 | 71c8b8fd | j_mayer | #define TARGET_FMT_lu "%u" |
53 | 35b66fc4 | bellard | #elif TARGET_LONG_SIZE == 8 |
54 | 35b66fc4 | bellard | typedef int64_t target_long;
|
55 | 35b66fc4 | bellard | typedef uint64_t target_ulong;
|
56 | 26a76461 | bellard | #define TARGET_FMT_lx "%016" PRIx64 |
57 | b62b461b | j_mayer | #define TARGET_FMT_ld "%" PRId64 |
58 | 71c8b8fd | j_mayer | #define TARGET_FMT_lu "%" PRIu64 |
59 | 35b66fc4 | bellard | #else
|
60 | 35b66fc4 | bellard | #error TARGET_LONG_SIZE undefined
|
61 | 35b66fc4 | bellard | #endif
|
62 | 35b66fc4 | bellard | |
63 | ab6d960f | bellard | /* target_phys_addr_t is the type of a physical address (its size can
|
64 | 4f2ac237 | bellard | be different from 'target_ulong'). We have sizeof(target_phys_addr)
|
65 | 4f2ac237 | bellard | = max(sizeof(unsigned long),
|
66 | 4f2ac237 | bellard | sizeof(size_of_target_physical_address)) because we must pass a
|
67 | 4f2ac237 | bellard | host pointer to memory operations in some cases */
|
68 | 4f2ac237 | bellard | |
69 | ab6d960f | bellard | #if TARGET_PHYS_ADDR_BITS == 32 |
70 | ab6d960f | bellard | typedef uint32_t target_phys_addr_t;
|
71 | ba13c432 | j_mayer | #define TARGET_FMT_plx "%08x" |
72 | ab6d960f | bellard | #elif TARGET_PHYS_ADDR_BITS == 64 |
73 | ab6d960f | bellard | typedef uint64_t target_phys_addr_t;
|
74 | ba13c432 | j_mayer | #define TARGET_FMT_plx "%016" PRIx64 |
75 | ab6d960f | bellard | #else
|
76 | ab6d960f | bellard | #error TARGET_PHYS_ADDR_BITS undefined
|
77 | ab6d960f | bellard | #endif
|
78 | ab6d960f | bellard | |
79 | f193c797 | bellard | #define HOST_LONG_SIZE (HOST_LONG_BITS / 8) |
80 | f193c797 | bellard | |
81 | 2be0071f | bellard | #define EXCP_INTERRUPT 0x10000 /* async interruption */ |
82 | 2be0071f | bellard | #define EXCP_HLT 0x10001 /* hlt instruction reached */ |
83 | 2be0071f | bellard | #define EXCP_DEBUG 0x10002 /* cpu stopped after a breakpoint or singlestep */ |
84 | 5a1e3cfc | bellard | #define EXCP_HALTED 0x10003 /* cpu is halted (waiting for external event) */ |
85 | ab93bbe2 | bellard | #define MAX_BREAKPOINTS 32 |
86 | 6658ffb8 | pbrook | #define MAX_WATCHPOINTS 32 |
87 | ab93bbe2 | bellard | |
88 | a316d335 | bellard | #define TB_JMP_CACHE_BITS 12 |
89 | a316d335 | bellard | #define TB_JMP_CACHE_SIZE (1 << TB_JMP_CACHE_BITS) |
90 | a316d335 | bellard | |
91 | b362e5e0 | pbrook | /* Only the bottom TB_JMP_PAGE_BITS of the jump cache hash bits vary for
|
92 | b362e5e0 | pbrook | addresses on the same page. The top bits are the same. This allows
|
93 | b362e5e0 | pbrook | TLB invalidation to quickly clear a subset of the hash table. */
|
94 | b362e5e0 | pbrook | #define TB_JMP_PAGE_BITS (TB_JMP_CACHE_BITS / 2) |
95 | b362e5e0 | pbrook | #define TB_JMP_PAGE_SIZE (1 << TB_JMP_PAGE_BITS) |
96 | b362e5e0 | pbrook | #define TB_JMP_ADDR_MASK (TB_JMP_PAGE_SIZE - 1) |
97 | b362e5e0 | pbrook | #define TB_JMP_PAGE_MASK (TB_JMP_CACHE_SIZE - TB_JMP_PAGE_SIZE)
|
98 | b362e5e0 | pbrook | |
99 | 84b7b8e7 | bellard | #define CPU_TLB_BITS 8 |
100 | 84b7b8e7 | bellard | #define CPU_TLB_SIZE (1 << CPU_TLB_BITS) |
101 | ab93bbe2 | bellard | |
102 | d656469f | bellard | #if TARGET_PHYS_ADDR_BITS == 32 && TARGET_LONG_BITS == 32 |
103 | d656469f | bellard | #define CPU_TLB_ENTRY_BITS 4 |
104 | d656469f | bellard | #else
|
105 | d656469f | bellard | #define CPU_TLB_ENTRY_BITS 5 |
106 | d656469f | bellard | #endif
|
107 | d656469f | bellard | |
108 | ab93bbe2 | bellard | typedef struct CPUTLBEntry { |
109 | 0f459d16 | pbrook | /* bit TARGET_LONG_BITS to TARGET_PAGE_BITS : virtual address
|
110 | 0f459d16 | pbrook | bit TARGET_PAGE_BITS-1..4 : Nonzero for accesses that should not
|
111 | 0f459d16 | pbrook | go directly to ram.
|
112 | db8d7466 | bellard | bit 3 : indicates that the entry is invalid
|
113 | db8d7466 | bellard | bit 2..0 : zero
|
114 | db8d7466 | bellard | */
|
115 | 5fafdf24 | ths | target_ulong addr_read; |
116 | 5fafdf24 | ths | target_ulong addr_write; |
117 | 5fafdf24 | ths | target_ulong addr_code; |
118 | 0f459d16 | pbrook | /* Addend to virtual address to get physical address. IO accesses
|
119 | 0f459d16 | pbrook | use the correcponding iotlb value. */
|
120 | d656469f | bellard | #if TARGET_PHYS_ADDR_BITS == 64 |
121 | d656469f | bellard | /* on i386 Linux make sure it is aligned */
|
122 | d656469f | bellard | target_phys_addr_t addend __attribute__((aligned(8)));
|
123 | d656469f | bellard | #else
|
124 | 5fafdf24 | ths | target_phys_addr_t addend; |
125 | d656469f | bellard | #endif
|
126 | d656469f | bellard | /* padding to get a power of two size */
|
127 | d656469f | bellard | uint8_t dummy[(1 << CPU_TLB_ENTRY_BITS) -
|
128 | d656469f | bellard | (sizeof(target_ulong) * 3 + |
129 | d656469f | bellard | ((-sizeof(target_ulong) * 3) & (sizeof(target_phys_addr_t) - 1)) + |
130 | d656469f | bellard | sizeof(target_phys_addr_t))];
|
131 | ab93bbe2 | bellard | } CPUTLBEntry; |
132 | ab93bbe2 | bellard | |
133 | 2e70f6ef | pbrook | #ifdef WORDS_BIGENDIAN
|
134 | 2e70f6ef | pbrook | typedef struct icount_decr_u16 { |
135 | 2e70f6ef | pbrook | uint16_t high; |
136 | 2e70f6ef | pbrook | uint16_t low; |
137 | 2e70f6ef | pbrook | } icount_decr_u16; |
138 | 2e70f6ef | pbrook | #else
|
139 | 2e70f6ef | pbrook | typedef struct icount_decr_u16 { |
140 | 2e70f6ef | pbrook | uint16_t low; |
141 | 2e70f6ef | pbrook | uint16_t high; |
142 | 2e70f6ef | pbrook | } icount_decr_u16; |
143 | 2e70f6ef | pbrook | #endif
|
144 | 2e70f6ef | pbrook | |
145 | a20e31dc | blueswir1 | #define CPU_TEMP_BUF_NLONGS 128 |
146 | a316d335 | bellard | #define CPU_COMMON \
|
147 | a316d335 | bellard | struct TranslationBlock *current_tb; /* currently executing TB */ \ |
148 | a316d335 | bellard | /* soft mmu support */ \
|
149 | 2e70f6ef | pbrook | /* in order to avoid passing too many arguments to the MMIO \
|
150 | 2e70f6ef | pbrook | helpers, we store some rarely used information in the CPU \
|
151 | a316d335 | bellard | context) */ \
|
152 | 2e70f6ef | pbrook | unsigned long mem_io_pc; /* host pc at which the memory was \ |
153 | 2e70f6ef | pbrook | accessed */ \
|
154 | 2e70f6ef | pbrook | target_ulong mem_io_vaddr; /* target virtual addr at which the \
|
155 | 2e70f6ef | pbrook | memory was accessed */ \
|
156 | 9656f324 | pbrook | uint32_t halted; /* Nonzero if the CPU is in suspend state */ \
|
157 | 9656f324 | pbrook | uint32_t interrupt_request; \ |
158 | 623a930e | ths | /* The meaning of the MMU modes is defined in the target code. */ \
|
159 | 6fa4cea9 | j_mayer | CPUTLBEntry tlb_table[NB_MMU_MODES][CPU_TLB_SIZE]; \ |
160 | 0f459d16 | pbrook | target_phys_addr_t iotlb[NB_MMU_MODES][CPU_TLB_SIZE]; \ |
161 | a316d335 | bellard | struct TranslationBlock *tb_jmp_cache[TB_JMP_CACHE_SIZE]; \
|
162 | a20e31dc | blueswir1 | /* buffer for temporaries in the code generator */ \
|
163 | a20e31dc | blueswir1 | long temp_buf[CPU_TEMP_BUF_NLONGS]; \
|
164 | a316d335 | bellard | \ |
165 | 2e70f6ef | pbrook | int64_t icount_extra; /* Instructions until next timer event. */ \
|
166 | 2e70f6ef | pbrook | /* Number of cycles left, with interrupt flag in high bit. \
|
167 | 2e70f6ef | pbrook | This allows a single read-compare-cbranch-write sequence to test \
|
168 | 2e70f6ef | pbrook | for both decrementer underflow and exceptions. */ \
|
169 | 2e70f6ef | pbrook | union { \
|
170 | 2e70f6ef | pbrook | uint32_t u32; \ |
171 | 2e70f6ef | pbrook | icount_decr_u16 u16; \ |
172 | 2e70f6ef | pbrook | } icount_decr; \ |
173 | 2e70f6ef | pbrook | uint32_t can_do_io; /* nonzero if memory mapped IO is safe. */ \
|
174 | 2e70f6ef | pbrook | \ |
175 | a316d335 | bellard | /* from this point: preserved by CPU reset */ \
|
176 | a316d335 | bellard | /* ice debug support */ \
|
177 | a316d335 | bellard | target_ulong breakpoints[MAX_BREAKPOINTS]; \ |
178 | a316d335 | bellard | int nb_breakpoints; \
|
179 | a316d335 | bellard | int singlestep_enabled; \
|
180 | a316d335 | bellard | \ |
181 | 6658ffb8 | pbrook | struct { \
|
182 | 6658ffb8 | pbrook | target_ulong vaddr; \ |
183 | 0f459d16 | pbrook | int type; /* PAGE_READ/PAGE_WRITE */ \ |
184 | 6658ffb8 | pbrook | } watchpoint[MAX_WATCHPOINTS]; \ |
185 | 6658ffb8 | pbrook | int nb_watchpoints; \
|
186 | 6658ffb8 | pbrook | int watchpoint_hit; \
|
187 | 6658ffb8 | pbrook | \ |
188 | 9133e39b | bellard | /* Core interrupt code */ \
|
189 | 9133e39b | bellard | jmp_buf jmp_env; \ |
190 | 9133e39b | bellard | int exception_index; \
|
191 | 9133e39b | bellard | \ |
192 | 9656f324 | pbrook | int user_mode_only; \
|
193 | 9656f324 | pbrook | \ |
194 | 6a00d601 | bellard | void *next_cpu; /* next CPU sharing TB cache */ \ |
195 | 6a00d601 | bellard | int cpu_index; /* CPU index (informative) */ \ |
196 | d5975363 | pbrook | int running; /* Nonzero if cpu is currently running(usermode). */ \ |
197 | a316d335 | bellard | /* user data */ \
|
198 | 01ba9816 | ths | void *opaque; \
|
199 | 01ba9816 | ths | \ |
200 | 01ba9816 | ths | const char *cpu_model_str; |
201 | a316d335 | bellard | |
202 | ab93bbe2 | bellard | #endif |