root / hw / grackle_pci.c @ f8274971
History | View | Annotate | Download (7.7 kB)
1 |
/*
|
---|---|
2 |
* QEMU Grackle PCI host (heathrow OldWorld PowerMac)
|
3 |
*
|
4 |
* Copyright (c) 2006-2007 Fabrice Bellard
|
5 |
* Copyright (c) 2007 Jocelyn Mayer
|
6 |
*
|
7 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
8 |
* of this software and associated documentation files (the "Software"), to deal
|
9 |
* in the Software without restriction, including without limitation the rights
|
10 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
11 |
* copies of the Software, and to permit persons to whom the Software is
|
12 |
* furnished to do so, subject to the following conditions:
|
13 |
*
|
14 |
* The above copyright notice and this permission notice shall be included in
|
15 |
* all copies or substantial portions of the Software.
|
16 |
*
|
17 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
18 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
19 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
20 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
21 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
22 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
23 |
* THE SOFTWARE.
|
24 |
*/
|
25 |
|
26 |
#include "sysbus.h" |
27 |
#include "ppc_mac.h" |
28 |
#include "pci.h" |
29 |
|
30 |
/* debug Grackle */
|
31 |
//#define DEBUG_GRACKLE
|
32 |
|
33 |
#ifdef DEBUG_GRACKLE
|
34 |
#define GRACKLE_DPRINTF(fmt, ...) \
|
35 |
do { printf("GRACKLE: " fmt , ## __VA_ARGS__); } while (0) |
36 |
#else
|
37 |
#define GRACKLE_DPRINTF(fmt, ...)
|
38 |
#endif
|
39 |
|
40 |
typedef target_phys_addr_t pci_addr_t;
|
41 |
#include "pci_host.h" |
42 |
|
43 |
typedef struct GrackleState { |
44 |
SysBusDevice busdev; |
45 |
PCIHostState host_state; |
46 |
} GrackleState; |
47 |
|
48 |
static void pci_grackle_config_writel (void *opaque, target_phys_addr_t addr, |
49 |
uint32_t val) |
50 |
{ |
51 |
GrackleState *s = opaque; |
52 |
|
53 |
GRACKLE_DPRINTF("config_writel addr " TARGET_FMT_plx " val %x\n", addr, |
54 |
val); |
55 |
#ifdef TARGET_WORDS_BIGENDIAN
|
56 |
val = bswap32(val); |
57 |
#endif
|
58 |
s->host_state.config_reg = val; |
59 |
} |
60 |
|
61 |
static uint32_t pci_grackle_config_readl (void *opaque, target_phys_addr_t addr) |
62 |
{ |
63 |
GrackleState *s = opaque; |
64 |
uint32_t val; |
65 |
|
66 |
val = s->host_state.config_reg; |
67 |
#ifdef TARGET_WORDS_BIGENDIAN
|
68 |
val = bswap32(val); |
69 |
#endif
|
70 |
GRACKLE_DPRINTF("config_readl addr " TARGET_FMT_plx " val %x\n", addr, |
71 |
val); |
72 |
return val;
|
73 |
} |
74 |
|
75 |
static CPUWriteMemoryFunc * const pci_grackle_config_write[] = { |
76 |
&pci_grackle_config_writel, |
77 |
&pci_grackle_config_writel, |
78 |
&pci_grackle_config_writel, |
79 |
}; |
80 |
|
81 |
static CPUReadMemoryFunc * const pci_grackle_config_read[] = { |
82 |
&pci_grackle_config_readl, |
83 |
&pci_grackle_config_readl, |
84 |
&pci_grackle_config_readl, |
85 |
}; |
86 |
|
87 |
static CPUWriteMemoryFunc * const pci_grackle_write[] = { |
88 |
&pci_host_data_writeb, |
89 |
&pci_host_data_writew, |
90 |
&pci_host_data_writel, |
91 |
}; |
92 |
|
93 |
static CPUReadMemoryFunc * const pci_grackle_read[] = { |
94 |
&pci_host_data_readb, |
95 |
&pci_host_data_readw, |
96 |
&pci_host_data_readl, |
97 |
}; |
98 |
|
99 |
/* Don't know if this matches real hardware, but it agrees with OHW. */
|
100 |
static int pci_grackle_map_irq(PCIDevice *pci_dev, int irq_num) |
101 |
{ |
102 |
return (irq_num + (pci_dev->devfn >> 3)) & 3; |
103 |
} |
104 |
|
105 |
static void pci_grackle_set_irq(qemu_irq *pic, int irq_num, int level) |
106 |
{ |
107 |
GRACKLE_DPRINTF("set_irq num %d level %d\n", irq_num, level);
|
108 |
qemu_set_irq(pic[irq_num + 0x15], level);
|
109 |
} |
110 |
|
111 |
static void pci_grackle_save(QEMUFile* f, void *opaque) |
112 |
{ |
113 |
PCIDevice *d = opaque; |
114 |
|
115 |
pci_device_save(d, f); |
116 |
} |
117 |
|
118 |
static int pci_grackle_load(QEMUFile* f, void *opaque, int version_id) |
119 |
{ |
120 |
PCIDevice *d = opaque; |
121 |
|
122 |
if (version_id != 1) |
123 |
return -EINVAL;
|
124 |
|
125 |
return pci_device_load(d, f);
|
126 |
} |
127 |
|
128 |
static void pci_grackle_reset(void *opaque) |
129 |
{ |
130 |
} |
131 |
|
132 |
PCIBus *pci_grackle_init(uint32_t base, qemu_irq *pic) |
133 |
{ |
134 |
DeviceState *dev; |
135 |
SysBusDevice *s; |
136 |
GrackleState *d; |
137 |
|
138 |
dev = qdev_create(NULL, "grackle"); |
139 |
qdev_init(dev); |
140 |
s = sysbus_from_qdev(dev); |
141 |
d = FROM_SYSBUS(GrackleState, s); |
142 |
d->host_state.bus = pci_register_bus(NULL, "pci", |
143 |
pci_grackle_set_irq, |
144 |
pci_grackle_map_irq, |
145 |
pic, 0, 4); |
146 |
|
147 |
pci_create_simple(d->host_state.bus, 0, "grackle"); |
148 |
|
149 |
sysbus_mmio_map(s, 0, base);
|
150 |
sysbus_mmio_map(s, 1, base + 0x00200000); |
151 |
|
152 |
return d->host_state.bus;
|
153 |
} |
154 |
|
155 |
static int pci_grackle_init_device(SysBusDevice *dev) |
156 |
{ |
157 |
GrackleState *s; |
158 |
int pci_mem_config, pci_mem_data;
|
159 |
|
160 |
s = FROM_SYSBUS(GrackleState, dev); |
161 |
|
162 |
pci_mem_config = cpu_register_io_memory(pci_grackle_config_read, |
163 |
pci_grackle_config_write, s); |
164 |
pci_mem_data = cpu_register_io_memory(pci_grackle_read, |
165 |
pci_grackle_write, |
166 |
&s->host_state); |
167 |
sysbus_init_mmio(dev, 0x1000, pci_mem_config);
|
168 |
sysbus_init_mmio(dev, 0x1000, pci_mem_data);
|
169 |
|
170 |
register_savevm("grackle", 0, 1, pci_grackle_save, pci_grackle_load, |
171 |
&s->host_state); |
172 |
qemu_register_reset(pci_grackle_reset, &s->host_state); |
173 |
pci_grackle_reset(&s->host_state); |
174 |
return 0; |
175 |
} |
176 |
|
177 |
static int pci_dec_21154_init_device(SysBusDevice *dev) |
178 |
{ |
179 |
GrackleState *s; |
180 |
int pci_mem_config, pci_mem_data;
|
181 |
|
182 |
s = FROM_SYSBUS(GrackleState, dev); |
183 |
|
184 |
pci_mem_config = cpu_register_io_memory(pci_grackle_config_read, |
185 |
pci_grackle_config_write, s); |
186 |
pci_mem_data = cpu_register_io_memory(pci_grackle_read, |
187 |
pci_grackle_write, |
188 |
&s->host_state); |
189 |
sysbus_init_mmio(dev, 0x1000, pci_mem_config);
|
190 |
sysbus_init_mmio(dev, 0x1000, pci_mem_data);
|
191 |
return 0; |
192 |
} |
193 |
|
194 |
static int grackle_pci_host_init(PCIDevice *d) |
195 |
{ |
196 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_MOTOROLA); |
197 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_MOTOROLA_MPC106); |
198 |
d->config[0x08] = 0x00; // revision |
199 |
d->config[0x09] = 0x01; |
200 |
pci_config_set_class(d->config, PCI_CLASS_BRIDGE_HOST); |
201 |
d->config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_NORMAL; // header_type
|
202 |
return 0; |
203 |
} |
204 |
|
205 |
static int dec_21154_pci_host_init(PCIDevice *d) |
206 |
{ |
207 |
/* PCI2PCI bridge same values as PearPC - check this */
|
208 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_DEC); |
209 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_DEC_21154); |
210 |
d->config[0x08] = 0x02; // revision |
211 |
pci_config_set_class(d->config, PCI_CLASS_BRIDGE_PCI); |
212 |
d->config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_BRIDGE; // header_type
|
213 |
|
214 |
d->config[0x18] = 0x0; // primary_bus |
215 |
d->config[0x19] = 0x1; // secondary_bus |
216 |
d->config[0x1a] = 0x1; // subordinate_bus |
217 |
d->config[0x1c] = 0x10; // io_base |
218 |
d->config[0x1d] = 0x20; // io_limit |
219 |
|
220 |
d->config[0x20] = 0x80; // memory_base |
221 |
d->config[0x21] = 0x80; |
222 |
d->config[0x22] = 0x90; // memory_limit |
223 |
d->config[0x23] = 0x80; |
224 |
|
225 |
d->config[0x24] = 0x00; // prefetchable_memory_base |
226 |
d->config[0x25] = 0x84; |
227 |
d->config[0x26] = 0x00; // prefetchable_memory_limit |
228 |
d->config[0x27] = 0x85; |
229 |
return 0; |
230 |
} |
231 |
|
232 |
static PCIDeviceInfo grackle_pci_host_info = {
|
233 |
.qdev.name = "grackle",
|
234 |
.qdev.size = sizeof(PCIDevice),
|
235 |
.init = grackle_pci_host_init, |
236 |
}; |
237 |
|
238 |
static PCIDeviceInfo dec_21154_pci_host_info = {
|
239 |
.qdev.name = "DEC 21154",
|
240 |
.qdev.size = sizeof(PCIDevice),
|
241 |
.init = dec_21154_pci_host_init, |
242 |
}; |
243 |
|
244 |
static void grackle_register_devices(void) |
245 |
{ |
246 |
sysbus_register_dev("grackle", sizeof(GrackleState), |
247 |
pci_grackle_init_device); |
248 |
pci_qdev_register(&grackle_pci_host_info); |
249 |
sysbus_register_dev("DEC 21154", sizeof(GrackleState), |
250 |
pci_dec_21154_init_device); |
251 |
pci_qdev_register(&dec_21154_pci_host_info); |
252 |
} |
253 |
|
254 |
device_init(grackle_register_devices) |