Statistics
| Branch: | Revision:

root / vl.h @ f94f5d71

History | View | Annotate | Download (30.9 kB)

1 fc01f7e7 bellard
/*
2 fc01f7e7 bellard
 * QEMU System Emulator header
3 fc01f7e7 bellard
 * 
4 fc01f7e7 bellard
 * Copyright (c) 2003 Fabrice Bellard
5 fc01f7e7 bellard
 * 
6 fc01f7e7 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 fc01f7e7 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 fc01f7e7 bellard
 * in the Software without restriction, including without limitation the rights
9 fc01f7e7 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 fc01f7e7 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 fc01f7e7 bellard
 * furnished to do so, subject to the following conditions:
12 fc01f7e7 bellard
 *
13 fc01f7e7 bellard
 * The above copyright notice and this permission notice shall be included in
14 fc01f7e7 bellard
 * all copies or substantial portions of the Software.
15 fc01f7e7 bellard
 *
16 fc01f7e7 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 fc01f7e7 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 fc01f7e7 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 fc01f7e7 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 fc01f7e7 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 fc01f7e7 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 fc01f7e7 bellard
 * THE SOFTWARE.
23 fc01f7e7 bellard
 */
24 fc01f7e7 bellard
#ifndef VL_H
25 fc01f7e7 bellard
#define VL_H
26 fc01f7e7 bellard
27 67b915a5 bellard
/* we put basic includes here to avoid repeating them in device drivers */
28 67b915a5 bellard
#include <stdlib.h>
29 67b915a5 bellard
#include <stdio.h>
30 67b915a5 bellard
#include <stdarg.h>
31 67b915a5 bellard
#include <string.h>
32 67b915a5 bellard
#include <inttypes.h>
33 85571bc7 bellard
#include <limits.h>
34 8a7ddc38 bellard
#include <time.h>
35 67b915a5 bellard
#include <ctype.h>
36 67b915a5 bellard
#include <errno.h>
37 67b915a5 bellard
#include <unistd.h>
38 67b915a5 bellard
#include <fcntl.h>
39 7d3505c5 bellard
#include <sys/stat.h>
40 fb065187 bellard
#include "audio/audio.h"
41 67b915a5 bellard
42 67b915a5 bellard
#ifndef O_LARGEFILE
43 67b915a5 bellard
#define O_LARGEFILE 0
44 67b915a5 bellard
#endif
45 40c3bac3 bellard
#ifndef O_BINARY
46 40c3bac3 bellard
#define O_BINARY 0
47 40c3bac3 bellard
#endif
48 67b915a5 bellard
49 67b915a5 bellard
#ifdef _WIN32
50 57d1a2b6 bellard
#define lseek _lseeki64
51 57d1a2b6 bellard
#define ENOTSUP 4096
52 57d1a2b6 bellard
/* XXX: find 64 bit version */
53 57d1a2b6 bellard
#define ftruncate chsize
54 57d1a2b6 bellard
55 57d1a2b6 bellard
static inline char *realpath(const char *path, char *resolved_path)
56 57d1a2b6 bellard
{
57 57d1a2b6 bellard
    _fullpath(resolved_path, path, _MAX_PATH);
58 57d1a2b6 bellard
    return resolved_path;
59 57d1a2b6 bellard
}
60 67b915a5 bellard
#endif
61 8a7ddc38 bellard
62 ea2384d3 bellard
#ifdef QEMU_TOOL
63 ea2384d3 bellard
64 ea2384d3 bellard
/* we use QEMU_TOOL in the command line tools which do not depend on
65 ea2384d3 bellard
   the target CPU type */
66 ea2384d3 bellard
#include "config-host.h"
67 ea2384d3 bellard
#include <setjmp.h>
68 ea2384d3 bellard
#include "osdep.h"
69 ea2384d3 bellard
#include "bswap.h"
70 ea2384d3 bellard
71 ea2384d3 bellard
#else
72 ea2384d3 bellard
73 16f62432 bellard
#include "cpu.h"
74 1fddef4b bellard
#include "gdbstub.h"
75 16f62432 bellard
76 ea2384d3 bellard
#endif /* !defined(QEMU_TOOL) */
77 ea2384d3 bellard
78 67b915a5 bellard
#ifndef glue
79 67b915a5 bellard
#define xglue(x, y) x ## y
80 67b915a5 bellard
#define glue(x, y) xglue(x, y)
81 67b915a5 bellard
#define stringify(s)        tostring(s)
82 67b915a5 bellard
#define tostring(s)        #s
83 67b915a5 bellard
#endif
84 67b915a5 bellard
85 33e3963e bellard
/* vl.c */
86 80cabfad bellard
uint64_t muldiv64(uint64_t a, uint32_t b, uint32_t c);
87 313aa567 bellard
88 80cabfad bellard
void hw_error(const char *fmt, ...);
89 80cabfad bellard
90 7587cf44 bellard
int get_image_size(const char *filename);
91 80cabfad bellard
int load_image(const char *filename, uint8_t *addr);
92 80cabfad bellard
extern const char *bios_dir;
93 80cabfad bellard
94 80cabfad bellard
void pstrcpy(char *buf, int buf_size, const char *str);
95 80cabfad bellard
char *pstrcat(char *buf, int buf_size, const char *s);
96 82c643ff bellard
int strstart(const char *str, const char *val, const char **ptr);
97 c4b1fcc0 bellard
98 8a7ddc38 bellard
extern int vm_running;
99 8a7ddc38 bellard
100 0bd48850 bellard
typedef struct vm_change_state_entry VMChangeStateEntry;
101 0bd48850 bellard
typedef void VMChangeStateHandler(void *opaque, int running);
102 8a7ddc38 bellard
typedef void VMStopHandler(void *opaque, int reason);
103 8a7ddc38 bellard
104 0bd48850 bellard
VMChangeStateEntry *qemu_add_vm_change_state_handler(VMChangeStateHandler *cb,
105 0bd48850 bellard
                                                     void *opaque);
106 0bd48850 bellard
void qemu_del_vm_change_state_handler(VMChangeStateEntry *e);
107 0bd48850 bellard
108 8a7ddc38 bellard
int qemu_add_vm_stop_handler(VMStopHandler *cb, void *opaque);
109 8a7ddc38 bellard
void qemu_del_vm_stop_handler(VMStopHandler *cb, void *opaque);
110 8a7ddc38 bellard
111 8a7ddc38 bellard
void vm_start(void);
112 8a7ddc38 bellard
void vm_stop(int reason);
113 8a7ddc38 bellard
114 bb0c6722 bellard
typedef void QEMUResetHandler(void *opaque);
115 bb0c6722 bellard
116 bb0c6722 bellard
void qemu_register_reset(QEMUResetHandler *func, void *opaque);
117 bb0c6722 bellard
void qemu_system_reset_request(void);
118 bb0c6722 bellard
void qemu_system_shutdown_request(void);
119 3475187d bellard
void qemu_system_powerdown_request(void);
120 3475187d bellard
#if !defined(TARGET_SPARC)
121 3475187d bellard
// Please implement a power failure function to signal the OS
122 3475187d bellard
#define qemu_system_powerdown() do{}while(0)
123 3475187d bellard
#else
124 3475187d bellard
void qemu_system_powerdown(void);
125 3475187d bellard
#endif
126 bb0c6722 bellard
127 ea2384d3 bellard
void main_loop_wait(int timeout);
128 ea2384d3 bellard
129 0ced6589 bellard
extern int ram_size;
130 0ced6589 bellard
extern int bios_size;
131 ee22c2f7 bellard
extern int rtc_utc;
132 1f04275e bellard
extern int cirrus_vga_enabled;
133 28b9b5af bellard
extern int graphic_width;
134 28b9b5af bellard
extern int graphic_height;
135 28b9b5af bellard
extern int graphic_depth;
136 3d11d0eb bellard
extern const char *keyboard_layout;
137 d993e026 bellard
extern int kqemu_allowed;
138 a09db21f bellard
extern int win2k_install_hack;
139 bb36d470 bellard
extern int usb_enabled;
140 6a00d601 bellard
extern int smp_cpus;
141 0ced6589 bellard
142 0ced6589 bellard
/* XXX: make it dynamic */
143 0ced6589 bellard
#if defined (TARGET_PPC)
144 d5295253 bellard
#define BIOS_SIZE ((512 + 32) * 1024)
145 6af0bf9c bellard
#elif defined(TARGET_MIPS)
146 6af0bf9c bellard
#define BIOS_SIZE (128 * 1024)
147 0ced6589 bellard
#else
148 7587cf44 bellard
#define BIOS_SIZE ((256 + 64) * 1024)
149 0ced6589 bellard
#endif
150 aaaa7df6 bellard
151 63066f4f bellard
/* keyboard/mouse support */
152 63066f4f bellard
153 63066f4f bellard
#define MOUSE_EVENT_LBUTTON 0x01
154 63066f4f bellard
#define MOUSE_EVENT_RBUTTON 0x02
155 63066f4f bellard
#define MOUSE_EVENT_MBUTTON 0x04
156 63066f4f bellard
157 63066f4f bellard
typedef void QEMUPutKBDEvent(void *opaque, int keycode);
158 63066f4f bellard
typedef void QEMUPutMouseEvent(void *opaque, int dx, int dy, int dz, int buttons_state);
159 63066f4f bellard
160 63066f4f bellard
void qemu_add_kbd_event_handler(QEMUPutKBDEvent *func, void *opaque);
161 63066f4f bellard
void qemu_add_mouse_event_handler(QEMUPutMouseEvent *func, void *opaque);
162 63066f4f bellard
163 63066f4f bellard
void kbd_put_keycode(int keycode);
164 63066f4f bellard
void kbd_mouse_event(int dx, int dy, int dz, int buttons_state);
165 63066f4f bellard
166 82c643ff bellard
/* keysym is a unicode code except for special keys (see QEMU_KEY_xxx
167 82c643ff bellard
   constants) */
168 82c643ff bellard
#define QEMU_KEY_ESC1(c) ((c) | 0xe100)
169 82c643ff bellard
#define QEMU_KEY_BACKSPACE  0x007f
170 82c643ff bellard
#define QEMU_KEY_UP         QEMU_KEY_ESC1('A')
171 82c643ff bellard
#define QEMU_KEY_DOWN       QEMU_KEY_ESC1('B')
172 82c643ff bellard
#define QEMU_KEY_RIGHT      QEMU_KEY_ESC1('C')
173 82c643ff bellard
#define QEMU_KEY_LEFT       QEMU_KEY_ESC1('D')
174 82c643ff bellard
#define QEMU_KEY_HOME       QEMU_KEY_ESC1(1)
175 82c643ff bellard
#define QEMU_KEY_END        QEMU_KEY_ESC1(4)
176 82c643ff bellard
#define QEMU_KEY_PAGEUP     QEMU_KEY_ESC1(5)
177 82c643ff bellard
#define QEMU_KEY_PAGEDOWN   QEMU_KEY_ESC1(6)
178 82c643ff bellard
#define QEMU_KEY_DELETE     QEMU_KEY_ESC1(3)
179 82c643ff bellard
180 82c643ff bellard
#define QEMU_KEY_CTRL_UP         0xe400
181 82c643ff bellard
#define QEMU_KEY_CTRL_DOWN       0xe401
182 82c643ff bellard
#define QEMU_KEY_CTRL_LEFT       0xe402
183 82c643ff bellard
#define QEMU_KEY_CTRL_RIGHT      0xe403
184 82c643ff bellard
#define QEMU_KEY_CTRL_HOME       0xe404
185 82c643ff bellard
#define QEMU_KEY_CTRL_END        0xe405
186 82c643ff bellard
#define QEMU_KEY_CTRL_PAGEUP     0xe406
187 82c643ff bellard
#define QEMU_KEY_CTRL_PAGEDOWN   0xe407
188 82c643ff bellard
189 82c643ff bellard
void kbd_put_keysym(int keysym);
190 82c643ff bellard
191 c20709aa bellard
/* async I/O support */
192 c20709aa bellard
193 c20709aa bellard
typedef void IOReadHandler(void *opaque, const uint8_t *buf, int size);
194 c20709aa bellard
typedef int IOCanRWHandler(void *opaque);
195 7c9d8e07 bellard
typedef void IOHandler(void *opaque);
196 c20709aa bellard
197 7c9d8e07 bellard
int qemu_set_fd_handler2(int fd, 
198 7c9d8e07 bellard
                         IOCanRWHandler *fd_read_poll, 
199 7c9d8e07 bellard
                         IOHandler *fd_read, 
200 7c9d8e07 bellard
                         IOHandler *fd_write, 
201 7c9d8e07 bellard
                         void *opaque);
202 7c9d8e07 bellard
int qemu_set_fd_handler(int fd,
203 7c9d8e07 bellard
                        IOHandler *fd_read, 
204 7c9d8e07 bellard
                        IOHandler *fd_write,
205 7c9d8e07 bellard
                        void *opaque);
206 c20709aa bellard
207 82c643ff bellard
/* character device */
208 82c643ff bellard
209 82c643ff bellard
#define CHR_EVENT_BREAK 0 /* serial break char */
210 ea2384d3 bellard
#define CHR_EVENT_FOCUS 1 /* focus to this terminal (modal input needed) */
211 82c643ff bellard
212 2122c51a bellard
213 2122c51a bellard
214 2122c51a bellard
#define CHR_IOCTL_SERIAL_SET_PARAMS   1
215 2122c51a bellard
typedef struct {
216 2122c51a bellard
    int speed;
217 2122c51a bellard
    int parity;
218 2122c51a bellard
    int data_bits;
219 2122c51a bellard
    int stop_bits;
220 2122c51a bellard
} QEMUSerialSetParams;
221 2122c51a bellard
222 2122c51a bellard
#define CHR_IOCTL_SERIAL_SET_BREAK    2
223 2122c51a bellard
224 2122c51a bellard
#define CHR_IOCTL_PP_READ_DATA        3
225 2122c51a bellard
#define CHR_IOCTL_PP_WRITE_DATA       4
226 2122c51a bellard
#define CHR_IOCTL_PP_READ_CONTROL     5
227 2122c51a bellard
#define CHR_IOCTL_PP_WRITE_CONTROL    6
228 2122c51a bellard
#define CHR_IOCTL_PP_READ_STATUS      7
229 2122c51a bellard
230 82c643ff bellard
typedef void IOEventHandler(void *opaque, int event);
231 82c643ff bellard
232 82c643ff bellard
typedef struct CharDriverState {
233 82c643ff bellard
    int (*chr_write)(struct CharDriverState *s, const uint8_t *buf, int len);
234 82c643ff bellard
    void (*chr_add_read_handler)(struct CharDriverState *s, 
235 82c643ff bellard
                                 IOCanRWHandler *fd_can_read, 
236 82c643ff bellard
                                 IOReadHandler *fd_read, void *opaque);
237 2122c51a bellard
    int (*chr_ioctl)(struct CharDriverState *s, int cmd, void *arg);
238 82c643ff bellard
    IOEventHandler *chr_event;
239 eb45f5fe bellard
    void (*chr_send_event)(struct CharDriverState *chr, int event);
240 82c643ff bellard
    void *opaque;
241 82c643ff bellard
} CharDriverState;
242 82c643ff bellard
243 82c643ff bellard
void qemu_chr_printf(CharDriverState *s, const char *fmt, ...);
244 82c643ff bellard
int qemu_chr_write(CharDriverState *s, const uint8_t *buf, int len);
245 ea2384d3 bellard
void qemu_chr_send_event(CharDriverState *s, int event);
246 82c643ff bellard
void qemu_chr_add_read_handler(CharDriverState *s, 
247 82c643ff bellard
                               IOCanRWHandler *fd_can_read, 
248 82c643ff bellard
                               IOReadHandler *fd_read, void *opaque);
249 82c643ff bellard
void qemu_chr_add_event_handler(CharDriverState *s, IOEventHandler *chr_event);
250 2122c51a bellard
int qemu_chr_ioctl(CharDriverState *s, int cmd, void *arg);
251 f8d179e3 bellard
252 82c643ff bellard
/* consoles */
253 82c643ff bellard
254 82c643ff bellard
typedef struct DisplayState DisplayState;
255 82c643ff bellard
typedef struct TextConsole TextConsole;
256 82c643ff bellard
257 82c643ff bellard
extern TextConsole *vga_console;
258 82c643ff bellard
259 82c643ff bellard
TextConsole *graphic_console_init(DisplayState *ds);
260 82c643ff bellard
int is_active_console(TextConsole *s);
261 82c643ff bellard
CharDriverState *text_console_init(DisplayState *ds);
262 82c643ff bellard
void console_select(unsigned int index);
263 82c643ff bellard
264 8d11df9e bellard
/* serial ports */
265 8d11df9e bellard
266 8d11df9e bellard
#define MAX_SERIAL_PORTS 4
267 8d11df9e bellard
268 8d11df9e bellard
extern CharDriverState *serial_hds[MAX_SERIAL_PORTS];
269 8d11df9e bellard
270 6508fe59 bellard
/* parallel ports */
271 6508fe59 bellard
272 6508fe59 bellard
#define MAX_PARALLEL_PORTS 3
273 6508fe59 bellard
274 6508fe59 bellard
extern CharDriverState *parallel_hds[MAX_PARALLEL_PORTS];
275 6508fe59 bellard
276 7c9d8e07 bellard
/* VLANs support */
277 7c9d8e07 bellard
278 7c9d8e07 bellard
typedef struct VLANClientState VLANClientState;
279 7c9d8e07 bellard
280 7c9d8e07 bellard
struct VLANClientState {
281 7c9d8e07 bellard
    IOReadHandler *fd_read;
282 d861b05e pbrook
    /* Packets may still be sent if this returns zero.  It's used to
283 d861b05e pbrook
       rate-limit the slirp code.  */
284 d861b05e pbrook
    IOCanRWHandler *fd_can_read;
285 7c9d8e07 bellard
    void *opaque;
286 7c9d8e07 bellard
    struct VLANClientState *next;
287 7c9d8e07 bellard
    struct VLANState *vlan;
288 7c9d8e07 bellard
    char info_str[256];
289 7c9d8e07 bellard
};
290 7c9d8e07 bellard
291 7c9d8e07 bellard
typedef struct VLANState {
292 7c9d8e07 bellard
    int id;
293 7c9d8e07 bellard
    VLANClientState *first_client;
294 7c9d8e07 bellard
    struct VLANState *next;
295 7c9d8e07 bellard
} VLANState;
296 7c9d8e07 bellard
297 7c9d8e07 bellard
VLANState *qemu_find_vlan(int id);
298 7c9d8e07 bellard
VLANClientState *qemu_new_vlan_client(VLANState *vlan,
299 d861b05e pbrook
                                      IOReadHandler *fd_read,
300 d861b05e pbrook
                                      IOCanRWHandler *fd_can_read,
301 d861b05e pbrook
                                      void *opaque);
302 d861b05e pbrook
int qemu_can_send_packet(VLANClientState *vc);
303 7c9d8e07 bellard
void qemu_send_packet(VLANClientState *vc, const uint8_t *buf, int size);
304 d861b05e pbrook
void qemu_handler_true(void *opaque);
305 7c9d8e07 bellard
306 7c9d8e07 bellard
void do_info_network(void);
307 7c9d8e07 bellard
308 7fb843f8 bellard
/* TAP win32 */
309 7fb843f8 bellard
int tap_win32_init(VLANState *vlan, const char *ifname);
310 7fb843f8 bellard
void tap_win32_poll(void);
311 7fb843f8 bellard
312 7c9d8e07 bellard
/* NIC info */
313 c4b1fcc0 bellard
314 c4b1fcc0 bellard
#define MAX_NICS 8
315 c4b1fcc0 bellard
316 7c9d8e07 bellard
typedef struct NICInfo {
317 c4b1fcc0 bellard
    uint8_t macaddr[6];
318 a41b2ff2 pbrook
    const char *model;
319 7c9d8e07 bellard
    VLANState *vlan;
320 7c9d8e07 bellard
} NICInfo;
321 c4b1fcc0 bellard
322 c4b1fcc0 bellard
extern int nb_nics;
323 7c9d8e07 bellard
extern NICInfo nd_table[MAX_NICS];
324 8a7ddc38 bellard
325 8a7ddc38 bellard
/* timers */
326 8a7ddc38 bellard
327 8a7ddc38 bellard
typedef struct QEMUClock QEMUClock;
328 8a7ddc38 bellard
typedef struct QEMUTimer QEMUTimer;
329 8a7ddc38 bellard
typedef void QEMUTimerCB(void *opaque);
330 8a7ddc38 bellard
331 8a7ddc38 bellard
/* The real time clock should be used only for stuff which does not
332 8a7ddc38 bellard
   change the virtual machine state, as it is run even if the virtual
333 69b91039 bellard
   machine is stopped. The real time clock has a frequency of 1000
334 8a7ddc38 bellard
   Hz. */
335 8a7ddc38 bellard
extern QEMUClock *rt_clock;
336 8a7ddc38 bellard
337 e80cfcfc bellard
/* The virtual clock is only run during the emulation. It is stopped
338 8a7ddc38 bellard
   when the virtual machine is stopped. Virtual timers use a high
339 8a7ddc38 bellard
   precision clock, usually cpu cycles (use ticks_per_sec). */
340 8a7ddc38 bellard
extern QEMUClock *vm_clock;
341 8a7ddc38 bellard
342 8a7ddc38 bellard
int64_t qemu_get_clock(QEMUClock *clock);
343 8a7ddc38 bellard
344 8a7ddc38 bellard
QEMUTimer *qemu_new_timer(QEMUClock *clock, QEMUTimerCB *cb, void *opaque);
345 8a7ddc38 bellard
void qemu_free_timer(QEMUTimer *ts);
346 8a7ddc38 bellard
void qemu_del_timer(QEMUTimer *ts);
347 8a7ddc38 bellard
void qemu_mod_timer(QEMUTimer *ts, int64_t expire_time);
348 8a7ddc38 bellard
int qemu_timer_pending(QEMUTimer *ts);
349 8a7ddc38 bellard
350 8a7ddc38 bellard
extern int64_t ticks_per_sec;
351 8a7ddc38 bellard
extern int pit_min_timer_count;
352 8a7ddc38 bellard
353 8a7ddc38 bellard
void cpu_enable_ticks(void);
354 8a7ddc38 bellard
void cpu_disable_ticks(void);
355 8a7ddc38 bellard
356 8a7ddc38 bellard
/* VM Load/Save */
357 8a7ddc38 bellard
358 8a7ddc38 bellard
typedef FILE QEMUFile;
359 8a7ddc38 bellard
360 8a7ddc38 bellard
void qemu_put_buffer(QEMUFile *f, const uint8_t *buf, int size);
361 8a7ddc38 bellard
void qemu_put_byte(QEMUFile *f, int v);
362 8a7ddc38 bellard
void qemu_put_be16(QEMUFile *f, unsigned int v);
363 8a7ddc38 bellard
void qemu_put_be32(QEMUFile *f, unsigned int v);
364 8a7ddc38 bellard
void qemu_put_be64(QEMUFile *f, uint64_t v);
365 8a7ddc38 bellard
int qemu_get_buffer(QEMUFile *f, uint8_t *buf, int size);
366 8a7ddc38 bellard
int qemu_get_byte(QEMUFile *f);
367 8a7ddc38 bellard
unsigned int qemu_get_be16(QEMUFile *f);
368 8a7ddc38 bellard
unsigned int qemu_get_be32(QEMUFile *f);
369 8a7ddc38 bellard
uint64_t qemu_get_be64(QEMUFile *f);
370 8a7ddc38 bellard
371 8a7ddc38 bellard
static inline void qemu_put_be64s(QEMUFile *f, const uint64_t *pv)
372 8a7ddc38 bellard
{
373 8a7ddc38 bellard
    qemu_put_be64(f, *pv);
374 8a7ddc38 bellard
}
375 8a7ddc38 bellard
376 8a7ddc38 bellard
static inline void qemu_put_be32s(QEMUFile *f, const uint32_t *pv)
377 8a7ddc38 bellard
{
378 8a7ddc38 bellard
    qemu_put_be32(f, *pv);
379 8a7ddc38 bellard
}
380 8a7ddc38 bellard
381 8a7ddc38 bellard
static inline void qemu_put_be16s(QEMUFile *f, const uint16_t *pv)
382 8a7ddc38 bellard
{
383 8a7ddc38 bellard
    qemu_put_be16(f, *pv);
384 8a7ddc38 bellard
}
385 8a7ddc38 bellard
386 8a7ddc38 bellard
static inline void qemu_put_8s(QEMUFile *f, const uint8_t *pv)
387 8a7ddc38 bellard
{
388 8a7ddc38 bellard
    qemu_put_byte(f, *pv);
389 8a7ddc38 bellard
}
390 8a7ddc38 bellard
391 8a7ddc38 bellard
static inline void qemu_get_be64s(QEMUFile *f, uint64_t *pv)
392 8a7ddc38 bellard
{
393 8a7ddc38 bellard
    *pv = qemu_get_be64(f);
394 8a7ddc38 bellard
}
395 8a7ddc38 bellard
396 8a7ddc38 bellard
static inline void qemu_get_be32s(QEMUFile *f, uint32_t *pv)
397 8a7ddc38 bellard
{
398 8a7ddc38 bellard
    *pv = qemu_get_be32(f);
399 8a7ddc38 bellard
}
400 8a7ddc38 bellard
401 8a7ddc38 bellard
static inline void qemu_get_be16s(QEMUFile *f, uint16_t *pv)
402 8a7ddc38 bellard
{
403 8a7ddc38 bellard
    *pv = qemu_get_be16(f);
404 8a7ddc38 bellard
}
405 8a7ddc38 bellard
406 8a7ddc38 bellard
static inline void qemu_get_8s(QEMUFile *f, uint8_t *pv)
407 8a7ddc38 bellard
{
408 8a7ddc38 bellard
    *pv = qemu_get_byte(f);
409 8a7ddc38 bellard
}
410 8a7ddc38 bellard
411 c27004ec bellard
#if TARGET_LONG_BITS == 64
412 c27004ec bellard
#define qemu_put_betl qemu_put_be64
413 c27004ec bellard
#define qemu_get_betl qemu_get_be64
414 c27004ec bellard
#define qemu_put_betls qemu_put_be64s
415 c27004ec bellard
#define qemu_get_betls qemu_get_be64s
416 c27004ec bellard
#else
417 c27004ec bellard
#define qemu_put_betl qemu_put_be32
418 c27004ec bellard
#define qemu_get_betl qemu_get_be32
419 c27004ec bellard
#define qemu_put_betls qemu_put_be32s
420 c27004ec bellard
#define qemu_get_betls qemu_get_be32s
421 c27004ec bellard
#endif
422 c27004ec bellard
423 8a7ddc38 bellard
int64_t qemu_ftell(QEMUFile *f);
424 8a7ddc38 bellard
int64_t qemu_fseek(QEMUFile *f, int64_t pos, int whence);
425 8a7ddc38 bellard
426 8a7ddc38 bellard
typedef void SaveStateHandler(QEMUFile *f, void *opaque);
427 8a7ddc38 bellard
typedef int LoadStateHandler(QEMUFile *f, void *opaque, int version_id);
428 8a7ddc38 bellard
429 8a7ddc38 bellard
int qemu_loadvm(const char *filename);
430 8a7ddc38 bellard
int qemu_savevm(const char *filename);
431 8a7ddc38 bellard
int register_savevm(const char *idstr, 
432 8a7ddc38 bellard
                    int instance_id, 
433 8a7ddc38 bellard
                    int version_id,
434 8a7ddc38 bellard
                    SaveStateHandler *save_state,
435 8a7ddc38 bellard
                    LoadStateHandler *load_state,
436 8a7ddc38 bellard
                    void *opaque);
437 8a7ddc38 bellard
void qemu_get_timer(QEMUFile *f, QEMUTimer *ts);
438 8a7ddc38 bellard
void qemu_put_timer(QEMUFile *f, QEMUTimer *ts);
439 c4b1fcc0 bellard
440 6a00d601 bellard
void cpu_save(QEMUFile *f, void *opaque);
441 6a00d601 bellard
int cpu_load(QEMUFile *f, void *opaque, int version_id);
442 6a00d601 bellard
443 fc01f7e7 bellard
/* block.c */
444 fc01f7e7 bellard
typedef struct BlockDriverState BlockDriverState;
445 ea2384d3 bellard
typedef struct BlockDriver BlockDriver;
446 ea2384d3 bellard
447 ea2384d3 bellard
extern BlockDriver bdrv_raw;
448 ea2384d3 bellard
extern BlockDriver bdrv_cow;
449 ea2384d3 bellard
extern BlockDriver bdrv_qcow;
450 ea2384d3 bellard
extern BlockDriver bdrv_vmdk;
451 3c56521b bellard
extern BlockDriver bdrv_cloop;
452 585d0ed9 bellard
extern BlockDriver bdrv_dmg;
453 a8753c34 bellard
extern BlockDriver bdrv_bochs;
454 6a0f9e82 bellard
extern BlockDriver bdrv_vpc;
455 de167e41 bellard
extern BlockDriver bdrv_vvfat;
456 ea2384d3 bellard
457 ea2384d3 bellard
void bdrv_init(void);
458 ea2384d3 bellard
BlockDriver *bdrv_find_format(const char *format_name);
459 ea2384d3 bellard
int bdrv_create(BlockDriver *drv, 
460 ea2384d3 bellard
                const char *filename, int64_t size_in_sectors,
461 ea2384d3 bellard
                const char *backing_file, int flags);
462 c4b1fcc0 bellard
BlockDriverState *bdrv_new(const char *device_name);
463 c4b1fcc0 bellard
void bdrv_delete(BlockDriverState *bs);
464 c4b1fcc0 bellard
int bdrv_open(BlockDriverState *bs, const char *filename, int snapshot);
465 ea2384d3 bellard
int bdrv_open2(BlockDriverState *bs, const char *filename, int snapshot,
466 ea2384d3 bellard
               BlockDriver *drv);
467 fc01f7e7 bellard
void bdrv_close(BlockDriverState *bs);
468 fc01f7e7 bellard
int bdrv_read(BlockDriverState *bs, int64_t sector_num, 
469 fc01f7e7 bellard
              uint8_t *buf, int nb_sectors);
470 fc01f7e7 bellard
int bdrv_write(BlockDriverState *bs, int64_t sector_num, 
471 fc01f7e7 bellard
               const uint8_t *buf, int nb_sectors);
472 fc01f7e7 bellard
void bdrv_get_geometry(BlockDriverState *bs, int64_t *nb_sectors_ptr);
473 33e3963e bellard
int bdrv_commit(BlockDriverState *bs);
474 77fef8c1 bellard
void bdrv_set_boot_sector(BlockDriverState *bs, const uint8_t *data, int size);
475 33e3963e bellard
476 c4b1fcc0 bellard
#define BDRV_TYPE_HD     0
477 c4b1fcc0 bellard
#define BDRV_TYPE_CDROM  1
478 c4b1fcc0 bellard
#define BDRV_TYPE_FLOPPY 2
479 46d4767d bellard
#define BIOS_ATA_TRANSLATION_AUTO 0
480 46d4767d bellard
#define BIOS_ATA_TRANSLATION_NONE 1
481 46d4767d bellard
#define BIOS_ATA_TRANSLATION_LBA  2
482 c4b1fcc0 bellard
483 c4b1fcc0 bellard
void bdrv_set_geometry_hint(BlockDriverState *bs, 
484 c4b1fcc0 bellard
                            int cyls, int heads, int secs);
485 c4b1fcc0 bellard
void bdrv_set_type_hint(BlockDriverState *bs, int type);
486 46d4767d bellard
void bdrv_set_translation_hint(BlockDriverState *bs, int translation);
487 c4b1fcc0 bellard
void bdrv_get_geometry_hint(BlockDriverState *bs, 
488 c4b1fcc0 bellard
                            int *pcyls, int *pheads, int *psecs);
489 c4b1fcc0 bellard
int bdrv_get_type_hint(BlockDriverState *bs);
490 46d4767d bellard
int bdrv_get_translation_hint(BlockDriverState *bs);
491 c4b1fcc0 bellard
int bdrv_is_removable(BlockDriverState *bs);
492 c4b1fcc0 bellard
int bdrv_is_read_only(BlockDriverState *bs);
493 c4b1fcc0 bellard
int bdrv_is_inserted(BlockDriverState *bs);
494 c4b1fcc0 bellard
int bdrv_is_locked(BlockDriverState *bs);
495 c4b1fcc0 bellard
void bdrv_set_locked(BlockDriverState *bs, int locked);
496 c4b1fcc0 bellard
void bdrv_set_change_cb(BlockDriverState *bs, 
497 c4b1fcc0 bellard
                        void (*change_cb)(void *opaque), void *opaque);
498 ea2384d3 bellard
void bdrv_get_format(BlockDriverState *bs, char *buf, int buf_size);
499 c4b1fcc0 bellard
void bdrv_info(void);
500 c4b1fcc0 bellard
BlockDriverState *bdrv_find(const char *name);
501 82c643ff bellard
void bdrv_iterate(void (*it)(void *opaque, const char *name), void *opaque);
502 ea2384d3 bellard
int bdrv_is_encrypted(BlockDriverState *bs);
503 ea2384d3 bellard
int bdrv_set_key(BlockDriverState *bs, const char *key);
504 ea2384d3 bellard
void bdrv_iterate_format(void (*it)(void *opaque, const char *name), 
505 ea2384d3 bellard
                         void *opaque);
506 ea2384d3 bellard
const char *bdrv_get_device_name(BlockDriverState *bs);
507 c4b1fcc0 bellard
508 ea2384d3 bellard
int qcow_get_cluster_size(BlockDriverState *bs);
509 ea2384d3 bellard
int qcow_compress_cluster(BlockDriverState *bs, int64_t sector_num,
510 ea2384d3 bellard
                          const uint8_t *buf);
511 ea2384d3 bellard
512 ea2384d3 bellard
#ifndef QEMU_TOOL
513 54fa5af5 bellard
514 54fa5af5 bellard
typedef void QEMUMachineInitFunc(int ram_size, int vga_ram_size, 
515 54fa5af5 bellard
                                 int boot_device,
516 54fa5af5 bellard
             DisplayState *ds, const char **fd_filename, int snapshot,
517 54fa5af5 bellard
             const char *kernel_filename, const char *kernel_cmdline,
518 54fa5af5 bellard
             const char *initrd_filename);
519 54fa5af5 bellard
520 54fa5af5 bellard
typedef struct QEMUMachine {
521 54fa5af5 bellard
    const char *name;
522 54fa5af5 bellard
    const char *desc;
523 54fa5af5 bellard
    QEMUMachineInitFunc *init;
524 54fa5af5 bellard
    struct QEMUMachine *next;
525 54fa5af5 bellard
} QEMUMachine;
526 54fa5af5 bellard
527 54fa5af5 bellard
int qemu_register_machine(QEMUMachine *m);
528 54fa5af5 bellard
529 54fa5af5 bellard
typedef void SetIRQFunc(void *opaque, int irq_num, int level);
530 3de388f6 bellard
typedef void IRQRequestFunc(void *opaque, int level);
531 54fa5af5 bellard
532 26aa7d72 bellard
/* ISA bus */
533 26aa7d72 bellard
534 26aa7d72 bellard
extern target_phys_addr_t isa_mem_base;
535 26aa7d72 bellard
536 26aa7d72 bellard
typedef void (IOPortWriteFunc)(void *opaque, uint32_t address, uint32_t data);
537 26aa7d72 bellard
typedef uint32_t (IOPortReadFunc)(void *opaque, uint32_t address);
538 26aa7d72 bellard
539 26aa7d72 bellard
int register_ioport_read(int start, int length, int size, 
540 26aa7d72 bellard
                         IOPortReadFunc *func, void *opaque);
541 26aa7d72 bellard
int register_ioport_write(int start, int length, int size, 
542 26aa7d72 bellard
                          IOPortWriteFunc *func, void *opaque);
543 69b91039 bellard
void isa_unassign_ioport(int start, int length);
544 69b91039 bellard
545 69b91039 bellard
/* PCI bus */
546 69b91039 bellard
547 69b91039 bellard
extern target_phys_addr_t pci_mem_base;
548 69b91039 bellard
549 46e50e9d bellard
typedef struct PCIBus PCIBus;
550 69b91039 bellard
typedef struct PCIDevice PCIDevice;
551 69b91039 bellard
552 69b91039 bellard
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, 
553 69b91039 bellard
                                uint32_t address, uint32_t data, int len);
554 69b91039 bellard
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev, 
555 69b91039 bellard
                                   uint32_t address, int len);
556 69b91039 bellard
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, 
557 69b91039 bellard
                                uint32_t addr, uint32_t size, int type);
558 69b91039 bellard
559 69b91039 bellard
#define PCI_ADDRESS_SPACE_MEM                0x00
560 69b91039 bellard
#define PCI_ADDRESS_SPACE_IO                0x01
561 69b91039 bellard
#define PCI_ADDRESS_SPACE_MEM_PREFETCH        0x08
562 69b91039 bellard
563 69b91039 bellard
typedef struct PCIIORegion {
564 5768f5ac bellard
    uint32_t addr; /* current PCI mapping address. -1 means not mapped */
565 69b91039 bellard
    uint32_t size;
566 69b91039 bellard
    uint8_t type;
567 69b91039 bellard
    PCIMapIORegionFunc *map_func;
568 69b91039 bellard
} PCIIORegion;
569 69b91039 bellard
570 8a8696a3 bellard
#define PCI_ROM_SLOT 6
571 8a8696a3 bellard
#define PCI_NUM_REGIONS 7
572 69b91039 bellard
struct PCIDevice {
573 69b91039 bellard
    /* PCI config space */
574 69b91039 bellard
    uint8_t config[256];
575 69b91039 bellard
576 69b91039 bellard
    /* the following fields are read only */
577 46e50e9d bellard
    PCIBus *bus;
578 69b91039 bellard
    int devfn;
579 69b91039 bellard
    char name[64];
580 8a8696a3 bellard
    PCIIORegion io_regions[PCI_NUM_REGIONS];
581 69b91039 bellard
    
582 69b91039 bellard
    /* do not access the following fields */
583 69b91039 bellard
    PCIConfigReadFunc *config_read;
584 69b91039 bellard
    PCIConfigWriteFunc *config_write;
585 5768f5ac bellard
    int irq_index;
586 69b91039 bellard
};
587 69b91039 bellard
588 46e50e9d bellard
PCIDevice *pci_register_device(PCIBus *bus, const char *name,
589 46e50e9d bellard
                               int instance_size, int devfn,
590 69b91039 bellard
                               PCIConfigReadFunc *config_read, 
591 69b91039 bellard
                               PCIConfigWriteFunc *config_write);
592 69b91039 bellard
593 69b91039 bellard
void pci_register_io_region(PCIDevice *pci_dev, int region_num, 
594 69b91039 bellard
                            uint32_t size, int type, 
595 69b91039 bellard
                            PCIMapIORegionFunc *map_func);
596 69b91039 bellard
597 5768f5ac bellard
void pci_set_irq(PCIDevice *pci_dev, int irq_num, int level);
598 5768f5ac bellard
599 5768f5ac bellard
uint32_t pci_default_read_config(PCIDevice *d, 
600 5768f5ac bellard
                                 uint32_t address, int len);
601 5768f5ac bellard
void pci_default_write_config(PCIDevice *d, 
602 5768f5ac bellard
                              uint32_t address, uint32_t val, int len);
603 30ca2aab bellard
void generic_pci_save(QEMUFile* f, void *opaque);
604 30ca2aab bellard
int generic_pci_load(QEMUFile* f, void *opaque, int version_id);
605 5768f5ac bellard
606 9995c51f bellard
extern struct PIIX3State *piix3_state;
607 9995c51f bellard
608 46e50e9d bellard
PCIBus *i440fx_init(void);
609 46e50e9d bellard
void piix3_init(PCIBus *bus);
610 69b91039 bellard
void pci_bios_init(void);
611 5768f5ac bellard
void pci_info(void);
612 26aa7d72 bellard
613 77d4bc34 bellard
/* temporary: will be moved in platform specific file */
614 54fa5af5 bellard
void pci_set_pic(PCIBus *bus, SetIRQFunc *set_irq, void *irq_opaque);
615 46e50e9d bellard
PCIBus *pci_prep_init(void);
616 54fa5af5 bellard
PCIBus *pci_grackle_init(uint32_t base);
617 46e50e9d bellard
PCIBus *pci_pmac_init(void);
618 83469015 bellard
PCIBus *pci_apb_init(target_ulong special_base, target_ulong mem_base);
619 77d4bc34 bellard
620 a41b2ff2 pbrook
void pci_nic_init(PCIBus *bus, NICInfo *nd);
621 a41b2ff2 pbrook
622 28b9b5af bellard
/* openpic.c */
623 28b9b5af bellard
typedef struct openpic_t openpic_t;
624 54fa5af5 bellard
void openpic_set_irq(void *opaque, int n_IRQ, int level);
625 7668a27f bellard
openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,
626 7668a27f bellard
                         CPUState **envp);
627 28b9b5af bellard
628 54fa5af5 bellard
/* heathrow_pic.c */
629 54fa5af5 bellard
typedef struct HeathrowPICS HeathrowPICS;
630 54fa5af5 bellard
void heathrow_pic_set_irq(void *opaque, int num, int level);
631 54fa5af5 bellard
HeathrowPICS *heathrow_pic_init(int *pmem_index);
632 54fa5af5 bellard
633 6a36d84e bellard
#ifdef HAS_AUDIO
634 6a36d84e bellard
struct soundhw {
635 6a36d84e bellard
    const char *name;
636 6a36d84e bellard
    const char *descr;
637 6a36d84e bellard
    int enabled;
638 6a36d84e bellard
    int isa;
639 6a36d84e bellard
    union {
640 6a36d84e bellard
        int (*init_isa) (AudioState *s);
641 6a36d84e bellard
        int (*init_pci) (PCIBus *bus, AudioState *s);
642 6a36d84e bellard
    } init;
643 6a36d84e bellard
};
644 6a36d84e bellard
645 6a36d84e bellard
extern struct soundhw soundhw[];
646 6a36d84e bellard
#endif
647 6a36d84e bellard
648 313aa567 bellard
/* vga.c */
649 313aa567 bellard
650 4fa0f5d2 bellard
#define VGA_RAM_SIZE (4096 * 1024)
651 313aa567 bellard
652 82c643ff bellard
struct DisplayState {
653 313aa567 bellard
    uint8_t *data;
654 313aa567 bellard
    int linesize;
655 313aa567 bellard
    int depth;
656 82c643ff bellard
    int width;
657 82c643ff bellard
    int height;
658 313aa567 bellard
    void (*dpy_update)(struct DisplayState *s, int x, int y, int w, int h);
659 313aa567 bellard
    void (*dpy_resize)(struct DisplayState *s, int w, int h);
660 313aa567 bellard
    void (*dpy_refresh)(struct DisplayState *s);
661 82c643ff bellard
};
662 313aa567 bellard
663 313aa567 bellard
static inline void dpy_update(DisplayState *s, int x, int y, int w, int h)
664 313aa567 bellard
{
665 313aa567 bellard
    s->dpy_update(s, x, y, w, h);
666 313aa567 bellard
}
667 313aa567 bellard
668 313aa567 bellard
static inline void dpy_resize(DisplayState *s, int w, int h)
669 313aa567 bellard
{
670 313aa567 bellard
    s->dpy_resize(s, w, h);
671 313aa567 bellard
}
672 313aa567 bellard
673 46e50e9d bellard
int vga_initialize(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, 
674 d5295253 bellard
                   unsigned long vga_ram_offset, int vga_ram_size,
675 d5295253 bellard
                   unsigned long vga_bios_offset, int vga_bios_size);
676 313aa567 bellard
void vga_update_display(void);
677 ee38b4c8 bellard
void vga_invalidate_display(void);
678 59a983b9 bellard
void vga_screen_dump(const char *filename);
679 313aa567 bellard
680 d6bfa22f bellard
/* cirrus_vga.c */
681 46e50e9d bellard
void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, 
682 d6bfa22f bellard
                         unsigned long vga_ram_offset, int vga_ram_size);
683 d6bfa22f bellard
void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base, 
684 d6bfa22f bellard
                         unsigned long vga_ram_offset, int vga_ram_size);
685 d6bfa22f bellard
686 313aa567 bellard
/* sdl.c */
687 d63d307f bellard
void sdl_display_init(DisplayState *ds, int full_screen);
688 313aa567 bellard
689 da4dbf74 bellard
/* cocoa.m */
690 da4dbf74 bellard
void cocoa_display_init(DisplayState *ds, int full_screen);
691 da4dbf74 bellard
692 5391d806 bellard
/* ide.c */
693 5391d806 bellard
#define MAX_DISKS 4
694 5391d806 bellard
695 5391d806 bellard
extern BlockDriverState *bs_table[MAX_DISKS];
696 5391d806 bellard
697 69b91039 bellard
void isa_ide_init(int iobase, int iobase2, int irq,
698 69b91039 bellard
                  BlockDriverState *hd0, BlockDriverState *hd1);
699 54fa5af5 bellard
void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
700 54fa5af5 bellard
                         int secondary_ide_enabled);
701 46e50e9d bellard
void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table);
702 28b9b5af bellard
int pmac_ide_init (BlockDriverState **hd_table,
703 54fa5af5 bellard
                   SetIRQFunc *set_irq, void *irq_opaque, int irq);
704 5391d806 bellard
705 1d14ffa9 bellard
/* es1370.c */
706 c0fe3827 bellard
int es1370_init (PCIBus *bus, AudioState *s);
707 1d14ffa9 bellard
708 fb065187 bellard
/* sb16.c */
709 c0fe3827 bellard
int SB16_init (AudioState *s);
710 fb065187 bellard
711 fb065187 bellard
/* adlib.c */
712 c0fe3827 bellard
int Adlib_init (AudioState *s);
713 fb065187 bellard
714 fb065187 bellard
/* gus.c */
715 c0fe3827 bellard
int GUS_init (AudioState *s);
716 27503323 bellard
717 27503323 bellard
/* dma.c */
718 85571bc7 bellard
typedef int (*DMA_transfer_handler) (void *opaque, int nchan, int pos, int size);
719 27503323 bellard
int DMA_get_channel_mode (int nchan);
720 85571bc7 bellard
int DMA_read_memory (int nchan, void *buf, int pos, int size);
721 85571bc7 bellard
int DMA_write_memory (int nchan, void *buf, int pos, int size);
722 27503323 bellard
void DMA_hold_DREQ (int nchan);
723 27503323 bellard
void DMA_release_DREQ (int nchan);
724 16f62432 bellard
void DMA_schedule(int nchan);
725 27503323 bellard
void DMA_run (void);
726 28b9b5af bellard
void DMA_init (int high_page_enable);
727 27503323 bellard
void DMA_register_channel (int nchan,
728 85571bc7 bellard
                           DMA_transfer_handler transfer_handler,
729 85571bc7 bellard
                           void *opaque);
730 7138fcfb bellard
/* fdc.c */
731 7138fcfb bellard
#define MAX_FD 2
732 7138fcfb bellard
extern BlockDriverState *fd_table[MAX_FD];
733 7138fcfb bellard
734 baca51fa bellard
typedef struct fdctrl_t fdctrl_t;
735 baca51fa bellard
736 baca51fa bellard
fdctrl_t *fdctrl_init (int irq_lvl, int dma_chann, int mem_mapped, 
737 baca51fa bellard
                       uint32_t io_base,
738 baca51fa bellard
                       BlockDriverState **fds);
739 baca51fa bellard
int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num);
740 7138fcfb bellard
741 80cabfad bellard
/* ne2000.c */
742 80cabfad bellard
743 7c9d8e07 bellard
void isa_ne2000_init(int base, int irq, NICInfo *nd);
744 7c9d8e07 bellard
void pci_ne2000_init(PCIBus *bus, NICInfo *nd);
745 80cabfad bellard
746 a41b2ff2 pbrook
/* rtl8139.c */
747 a41b2ff2 pbrook
748 a41b2ff2 pbrook
void pci_rtl8139_init(PCIBus *bus, NICInfo *nd);
749 a41b2ff2 pbrook
750 80cabfad bellard
/* pckbd.c */
751 80cabfad bellard
752 80cabfad bellard
void kbd_init(void);
753 80cabfad bellard
754 80cabfad bellard
/* mc146818rtc.c */
755 80cabfad bellard
756 8a7ddc38 bellard
typedef struct RTCState RTCState;
757 80cabfad bellard
758 8a7ddc38 bellard
RTCState *rtc_init(int base, int irq);
759 8a7ddc38 bellard
void rtc_set_memory(RTCState *s, int addr, int val);
760 8a7ddc38 bellard
void rtc_set_date(RTCState *s, const struct tm *tm);
761 80cabfad bellard
762 80cabfad bellard
/* serial.c */
763 80cabfad bellard
764 c4b1fcc0 bellard
typedef struct SerialState SerialState;
765 e5d13e2f bellard
SerialState *serial_init(SetIRQFunc *set_irq, void *opaque,
766 e5d13e2f bellard
                         int base, int irq, CharDriverState *chr);
767 e5d13e2f bellard
SerialState *serial_mm_init (SetIRQFunc *set_irq, void *opaque,
768 e5d13e2f bellard
                             target_ulong base, int it_shift,
769 e5d13e2f bellard
                             int irq, CharDriverState *chr);
770 80cabfad bellard
771 6508fe59 bellard
/* parallel.c */
772 6508fe59 bellard
773 6508fe59 bellard
typedef struct ParallelState ParallelState;
774 6508fe59 bellard
ParallelState *parallel_init(int base, int irq, CharDriverState *chr);
775 6508fe59 bellard
776 80cabfad bellard
/* i8259.c */
777 80cabfad bellard
778 3de388f6 bellard
typedef struct PicState2 PicState2;
779 3de388f6 bellard
extern PicState2 *isa_pic;
780 80cabfad bellard
void pic_set_irq(int irq, int level);
781 54fa5af5 bellard
void pic_set_irq_new(void *opaque, int irq, int level);
782 3de388f6 bellard
PicState2 *pic_init(IRQRequestFunc *irq_request, void *irq_request_opaque);
783 d592d303 bellard
void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
784 d592d303 bellard
                          void *alt_irq_opaque);
785 3de388f6 bellard
int pic_read_irq(PicState2 *s);
786 3de388f6 bellard
void pic_update_irq(PicState2 *s);
787 3de388f6 bellard
uint32_t pic_intack_read(PicState2 *s);
788 c20709aa bellard
void pic_info(void);
789 4a0fb71e bellard
void irq_info(void);
790 80cabfad bellard
791 c27004ec bellard
/* APIC */
792 d592d303 bellard
typedef struct IOAPICState IOAPICState;
793 d592d303 bellard
794 c27004ec bellard
int apic_init(CPUState *env);
795 c27004ec bellard
int apic_get_interrupt(CPUState *env);
796 d592d303 bellard
IOAPICState *ioapic_init(void);
797 d592d303 bellard
void ioapic_set_irq(void *opaque, int vector, int level);
798 c27004ec bellard
799 80cabfad bellard
/* i8254.c */
800 80cabfad bellard
801 80cabfad bellard
#define PIT_FREQ 1193182
802 80cabfad bellard
803 ec844b96 bellard
typedef struct PITState PITState;
804 ec844b96 bellard
805 ec844b96 bellard
PITState *pit_init(int base, int irq);
806 ec844b96 bellard
void pit_set_gate(PITState *pit, int channel, int val);
807 ec844b96 bellard
int pit_get_gate(PITState *pit, int channel);
808 ec844b96 bellard
int pit_get_out(PITState *pit, int channel, int64_t current_time);
809 80cabfad bellard
810 80cabfad bellard
/* pc.c */
811 54fa5af5 bellard
extern QEMUMachine pc_machine;
812 3dbbdc25 bellard
extern QEMUMachine isapc_machine;
813 80cabfad bellard
814 6a00d601 bellard
void ioport_set_a20(int enable);
815 6a00d601 bellard
int ioport_get_a20(void);
816 6a00d601 bellard
817 26aa7d72 bellard
/* ppc.c */
818 54fa5af5 bellard
extern QEMUMachine prep_machine;
819 54fa5af5 bellard
extern QEMUMachine core99_machine;
820 54fa5af5 bellard
extern QEMUMachine heathrow_machine;
821 54fa5af5 bellard
822 6af0bf9c bellard
/* mips_r4k.c */
823 6af0bf9c bellard
extern QEMUMachine mips_machine;
824 6af0bf9c bellard
825 8cc43fef bellard
#ifdef TARGET_PPC
826 8cc43fef bellard
ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq);
827 8cc43fef bellard
#endif
828 64201201 bellard
void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val);
829 77d4bc34 bellard
830 77d4bc34 bellard
extern CPUWriteMemoryFunc *PPC_io_write[];
831 77d4bc34 bellard
extern CPUReadMemoryFunc *PPC_io_read[];
832 54fa5af5 bellard
void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val);
833 26aa7d72 bellard
834 e95c8d51 bellard
/* sun4m.c */
835 54fa5af5 bellard
extern QEMUMachine sun4m_machine;
836 e80cfcfc bellard
uint32_t iommu_translate(uint32_t addr);
837 ba3c64fb bellard
void pic_set_irq_cpu(int irq, int level, unsigned int cpu);
838 e95c8d51 bellard
839 e95c8d51 bellard
/* iommu.c */
840 e80cfcfc bellard
void *iommu_init(uint32_t addr);
841 e80cfcfc bellard
uint32_t iommu_translate_local(void *opaque, uint32_t addr);
842 e95c8d51 bellard
843 e95c8d51 bellard
/* lance.c */
844 7c9d8e07 bellard
void lance_init(NICInfo *nd, int irq, uint32_t leaddr, uint32_t ledaddr);
845 e95c8d51 bellard
846 e95c8d51 bellard
/* tcx.c */
847 e80cfcfc bellard
void *tcx_init(DisplayState *ds, uint32_t addr, uint8_t *vram_base,
848 6f7e9aec bellard
               unsigned long vram_offset, int vram_size, int width, int height);
849 e80cfcfc bellard
void tcx_update_display(void *opaque);
850 e80cfcfc bellard
void tcx_invalidate_display(void *opaque);
851 e80cfcfc bellard
void tcx_screen_dump(void *opaque, const char *filename);
852 e80cfcfc bellard
853 e80cfcfc bellard
/* slavio_intctl.c */
854 e80cfcfc bellard
void *slavio_intctl_init();
855 ba3c64fb bellard
void slavio_intctl_set_cpu(void *opaque, unsigned int cpu, CPUState *env);
856 e80cfcfc bellard
void slavio_pic_info(void *opaque);
857 e80cfcfc bellard
void slavio_irq_info(void *opaque);
858 e80cfcfc bellard
void slavio_pic_set_irq(void *opaque, int irq, int level);
859 ba3c64fb bellard
void slavio_pic_set_irq_cpu(void *opaque, int irq, int level, unsigned int cpu);
860 e95c8d51 bellard
861 e95c8d51 bellard
/* magic-load.c */
862 e80cfcfc bellard
int load_elf(const char *filename, uint8_t *addr);
863 e80cfcfc bellard
int load_aout(const char *filename, uint8_t *addr);
864 e80cfcfc bellard
865 e80cfcfc bellard
/* slavio_timer.c */
866 ba3c64fb bellard
void slavio_timer_init(uint32_t addr, int irq, int mode, unsigned int cpu);
867 8d5f07fa bellard
868 e80cfcfc bellard
/* slavio_serial.c */
869 e80cfcfc bellard
SerialState *slavio_serial_init(int base, int irq, CharDriverState *chr1, CharDriverState *chr2);
870 e80cfcfc bellard
void slavio_serial_ms_kbd_init(int base, int irq);
871 e95c8d51 bellard
872 3475187d bellard
/* slavio_misc.c */
873 3475187d bellard
void *slavio_misc_init(uint32_t base, int irq);
874 3475187d bellard
void slavio_set_power_fail(void *opaque, int power_failing);
875 3475187d bellard
876 6f7e9aec bellard
/* esp.c */
877 6f7e9aec bellard
void esp_init(BlockDriverState **bd, int irq, uint32_t espaddr, uint32_t espdaddr);
878 6f7e9aec bellard
879 3475187d bellard
/* sun4u.c */
880 3475187d bellard
extern QEMUMachine sun4u_machine;
881 3475187d bellard
882 64201201 bellard
/* NVRAM helpers */
883 64201201 bellard
#include "hw/m48t59.h"
884 64201201 bellard
885 64201201 bellard
void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value);
886 64201201 bellard
uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr);
887 64201201 bellard
void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value);
888 64201201 bellard
uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr);
889 64201201 bellard
void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, uint32_t value);
890 64201201 bellard
uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr);
891 64201201 bellard
void NVRAM_set_string (m48t59_t *nvram, uint32_t addr,
892 64201201 bellard
                       const unsigned char *str, uint32_t max);
893 64201201 bellard
int NVRAM_get_string (m48t59_t *nvram, uint8_t *dst, uint16_t addr, int max);
894 64201201 bellard
void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr,
895 64201201 bellard
                    uint32_t start, uint32_t count);
896 64201201 bellard
int PPC_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,
897 64201201 bellard
                          const unsigned char *arch,
898 64201201 bellard
                          uint32_t RAM_size, int boot_device,
899 64201201 bellard
                          uint32_t kernel_image, uint32_t kernel_size,
900 28b9b5af bellard
                          const char *cmdline,
901 64201201 bellard
                          uint32_t initrd_image, uint32_t initrd_size,
902 28b9b5af bellard
                          uint32_t NVRAM_image,
903 28b9b5af bellard
                          int width, int height, int depth);
904 64201201 bellard
905 63066f4f bellard
/* adb.c */
906 63066f4f bellard
907 63066f4f bellard
#define MAX_ADB_DEVICES 16
908 63066f4f bellard
909 e2733d20 bellard
#define ADB_MAX_OUT_LEN 16
910 63066f4f bellard
911 e2733d20 bellard
typedef struct ADBDevice ADBDevice;
912 63066f4f bellard
913 e2733d20 bellard
/* buf = NULL means polling */
914 e2733d20 bellard
typedef int ADBDeviceRequest(ADBDevice *d, uint8_t *buf_out,
915 e2733d20 bellard
                              const uint8_t *buf, int len);
916 12c28fed bellard
typedef int ADBDeviceReset(ADBDevice *d);
917 12c28fed bellard
918 63066f4f bellard
struct ADBDevice {
919 63066f4f bellard
    struct ADBBusState *bus;
920 63066f4f bellard
    int devaddr;
921 63066f4f bellard
    int handler;
922 e2733d20 bellard
    ADBDeviceRequest *devreq;
923 12c28fed bellard
    ADBDeviceReset *devreset;
924 63066f4f bellard
    void *opaque;
925 63066f4f bellard
};
926 63066f4f bellard
927 63066f4f bellard
typedef struct ADBBusState {
928 63066f4f bellard
    ADBDevice devices[MAX_ADB_DEVICES];
929 63066f4f bellard
    int nb_devices;
930 e2733d20 bellard
    int poll_index;
931 63066f4f bellard
} ADBBusState;
932 63066f4f bellard
933 e2733d20 bellard
int adb_request(ADBBusState *s, uint8_t *buf_out,
934 e2733d20 bellard
                const uint8_t *buf, int len);
935 e2733d20 bellard
int adb_poll(ADBBusState *s, uint8_t *buf_out);
936 63066f4f bellard
937 63066f4f bellard
ADBDevice *adb_register_device(ADBBusState *s, int devaddr, 
938 e2733d20 bellard
                               ADBDeviceRequest *devreq, 
939 12c28fed bellard
                               ADBDeviceReset *devreset, 
940 63066f4f bellard
                               void *opaque);
941 63066f4f bellard
void adb_kbd_init(ADBBusState *bus);
942 63066f4f bellard
void adb_mouse_init(ADBBusState *bus);
943 63066f4f bellard
944 63066f4f bellard
/* cuda.c */
945 63066f4f bellard
946 63066f4f bellard
extern ADBBusState adb_bus;
947 54fa5af5 bellard
int cuda_init(SetIRQFunc *set_irq, void *irq_opaque, int irq);
948 63066f4f bellard
949 bb36d470 bellard
#include "hw/usb.h"
950 bb36d470 bellard
951 a594cfbf bellard
/* usb ports of the VM */
952 a594cfbf bellard
953 a594cfbf bellard
#define MAX_VM_USB_PORTS 8
954 a594cfbf bellard
955 a594cfbf bellard
extern USBPort *vm_usb_ports[MAX_VM_USB_PORTS];
956 a594cfbf bellard
extern USBDevice *vm_usb_hub;
957 a594cfbf bellard
958 a594cfbf bellard
void do_usb_add(const char *devname);
959 a594cfbf bellard
void do_usb_del(const char *devname);
960 a594cfbf bellard
void usb_info(void);
961 a594cfbf bellard
962 b5ff1b31 bellard
/* integratorcp.c */
963 b5ff1b31 bellard
extern QEMUMachine integratorcp_machine;
964 b5ff1b31 bellard
965 daa57963 bellard
/* ps2.c */
966 daa57963 bellard
void *ps2_kbd_init(void (*update_irq)(void *, int), void *update_arg);
967 daa57963 bellard
void *ps2_mouse_init(void (*update_irq)(void *, int), void *update_arg);
968 daa57963 bellard
void ps2_write_mouse(void *, int val);
969 daa57963 bellard
void ps2_write_keyboard(void *, int val);
970 daa57963 bellard
uint32_t ps2_read_data(void *);
971 daa57963 bellard
void ps2_queue(void *, int b);
972 f94f5d71 pbrook
void ps2_keyboard_set_translation(void *opaque, int mode);
973 daa57963 bellard
974 80337b66 bellard
/* smc91c111.c */
975 80337b66 bellard
void smc91c111_init(NICInfo *, uint32_t, void *, int);
976 80337b66 bellard
977 bdd5003a pbrook
/* pl110.c */
978 bdd5003a pbrook
void *pl110_init(DisplayState *ds, uint32_t base, void *pic, int irq);
979 bdd5003a pbrook
void pl110_update_display(void *opaque);
980 bdd5003a pbrook
void pl110_invalidate_display(void *opaque);
981 bdd5003a pbrook
982 ea2384d3 bellard
#endif /* defined(QEMU_TOOL) */
983 ea2384d3 bellard
984 c4b1fcc0 bellard
/* monitor.c */
985 82c643ff bellard
void monitor_init(CharDriverState *hd, int show_banner);
986 ea2384d3 bellard
void term_puts(const char *str);
987 ea2384d3 bellard
void term_vprintf(const char *fmt, va_list ap);
988 40c3bac3 bellard
void term_printf(const char *fmt, ...) __attribute__ ((__format__ (__printf__, 1, 2)));
989 c4b1fcc0 bellard
void term_flush(void);
990 c4b1fcc0 bellard
void term_print_help(void);
991 ea2384d3 bellard
void monitor_readline(const char *prompt, int is_password,
992 ea2384d3 bellard
                      char *buf, int buf_size);
993 ea2384d3 bellard
994 ea2384d3 bellard
/* readline.c */
995 ea2384d3 bellard
typedef void ReadLineFunc(void *opaque, const char *str);
996 ea2384d3 bellard
997 ea2384d3 bellard
extern int completion_index;
998 ea2384d3 bellard
void add_completion(const char *str);
999 ea2384d3 bellard
void readline_handle_byte(int ch);
1000 ea2384d3 bellard
void readline_find_completion(const char *cmdline);
1001 ea2384d3 bellard
const char *readline_get_history(unsigned int index);
1002 ea2384d3 bellard
void readline_start(const char *prompt, int is_password,
1003 ea2384d3 bellard
                    ReadLineFunc *readline_func, void *opaque);
1004 c4b1fcc0 bellard
1005 5e6ad6f9 bellard
void kqemu_record_dump(void);
1006 5e6ad6f9 bellard
1007 fc01f7e7 bellard
#endif /* VL_H */