root / hw / highbank.c @ fa156e51
History | View | Annotate | Download (10.3 kB)
1 | 2488514c | Rob Herring | /*
|
---|---|---|---|
2 | 2488514c | Rob Herring | * Calxeda Highbank SoC emulation
|
3 | 2488514c | Rob Herring | *
|
4 | 2488514c | Rob Herring | * Copyright (c) 2010-2012 Calxeda
|
5 | 2488514c | Rob Herring | *
|
6 | 2488514c | Rob Herring | * This program is free software; you can redistribute it and/or modify it
|
7 | 2488514c | Rob Herring | * under the terms and conditions of the GNU General Public License,
|
8 | 2488514c | Rob Herring | * version 2 or later, as published by the Free Software Foundation.
|
9 | 2488514c | Rob Herring | *
|
10 | 2488514c | Rob Herring | * This program is distributed in the hope it will be useful, but WITHOUT
|
11 | 2488514c | Rob Herring | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
12 | 2488514c | Rob Herring | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
13 | 2488514c | Rob Herring | * more details.
|
14 | 2488514c | Rob Herring | *
|
15 | 2488514c | Rob Herring | * You should have received a copy of the GNU General Public License along with
|
16 | 2488514c | Rob Herring | * this program. If not, see <http://www.gnu.org/licenses/>.
|
17 | 2488514c | Rob Herring | *
|
18 | 2488514c | Rob Herring | */
|
19 | 2488514c | Rob Herring | |
20 | 2488514c | Rob Herring | #include "sysbus.h" |
21 | 2488514c | Rob Herring | #include "arm-misc.h" |
22 | 2488514c | Rob Herring | #include "devices.h" |
23 | 2488514c | Rob Herring | #include "loader.h" |
24 | 2488514c | Rob Herring | #include "net.h" |
25 | 2488514c | Rob Herring | #include "sysemu.h" |
26 | 2488514c | Rob Herring | #include "boards.h" |
27 | 2488514c | Rob Herring | #include "sysbus.h" |
28 | 2488514c | Rob Herring | #include "blockdev.h" |
29 | 2488514c | Rob Herring | #include "exec-memory.h" |
30 | 2488514c | Rob Herring | |
31 | 2488514c | Rob Herring | #define SMP_BOOT_ADDR 0x100 |
32 | 2488514c | Rob Herring | #define SMP_BOOT_REG 0x40 |
33 | 2488514c | Rob Herring | #define GIC_BASE_ADDR 0xfff10000 |
34 | 2488514c | Rob Herring | |
35 | 2488514c | Rob Herring | #define NIRQ_GIC 160 |
36 | 2488514c | Rob Herring | |
37 | 2488514c | Rob Herring | /* Board init. */
|
38 | 2488514c | Rob Herring | |
39 | 5ae93306 | Andreas Färber | static void hb_write_secondary(CPUARMState *env, const struct arm_boot_info *info) |
40 | 2488514c | Rob Herring | { |
41 | 2488514c | Rob Herring | int n;
|
42 | 2488514c | Rob Herring | uint32_t smpboot[] = { |
43 | 2488514c | Rob Herring | 0xee100fb0, /* mrc p15, 0, r0, c0, c0, 5 - read current core id */ |
44 | 2488514c | Rob Herring | 0xe210000f, /* ands r0, r0, #0x0f */ |
45 | 2488514c | Rob Herring | 0xe3a03040, /* mov r3, #0x40 - jump address is 0x40 + 0x10 * core id */ |
46 | 2488514c | Rob Herring | 0xe0830200, /* add r0, r3, r0, lsl #4 */ |
47 | 2488514c | Rob Herring | 0xe59f2018, /* ldr r2, privbase */ |
48 | 2488514c | Rob Herring | 0xe3a01001, /* mov r1, #1 */ |
49 | 2488514c | Rob Herring | 0xe5821100, /* str r1, [r2, #256] */ |
50 | 2488514c | Rob Herring | 0xe320f003, /* wfi */ |
51 | 2488514c | Rob Herring | 0xe5901000, /* ldr r1, [r0] */ |
52 | 2488514c | Rob Herring | 0xe1110001, /* tst r1, r1 */ |
53 | 2488514c | Rob Herring | 0x0afffffb, /* beq <wfi> */ |
54 | 2488514c | Rob Herring | 0xe12fff11, /* bx r1 */ |
55 | 2488514c | Rob Herring | GIC_BASE_ADDR /* privbase: gic address. */
|
56 | 2488514c | Rob Herring | }; |
57 | 2488514c | Rob Herring | for (n = 0; n < ARRAY_SIZE(smpboot); n++) { |
58 | 2488514c | Rob Herring | smpboot[n] = tswap32(smpboot[n]); |
59 | 2488514c | Rob Herring | } |
60 | 2488514c | Rob Herring | rom_add_blob_fixed("smpboot", smpboot, sizeof(smpboot), SMP_BOOT_ADDR); |
61 | 2488514c | Rob Herring | } |
62 | 2488514c | Rob Herring | |
63 | 5ae93306 | Andreas Färber | static void hb_reset_secondary(CPUARMState *env, const struct arm_boot_info *info) |
64 | 2488514c | Rob Herring | { |
65 | 2488514c | Rob Herring | switch (info->nb_cpus) {
|
66 | 2488514c | Rob Herring | case 4: |
67 | 2488514c | Rob Herring | stl_phys_notdirty(SMP_BOOT_REG + 0x30, 0); |
68 | 2488514c | Rob Herring | case 3: |
69 | 2488514c | Rob Herring | stl_phys_notdirty(SMP_BOOT_REG + 0x20, 0); |
70 | 2488514c | Rob Herring | case 2: |
71 | 2488514c | Rob Herring | stl_phys_notdirty(SMP_BOOT_REG + 0x10, 0); |
72 | 2488514c | Rob Herring | env->regs[15] = SMP_BOOT_ADDR;
|
73 | 2488514c | Rob Herring | break;
|
74 | 2488514c | Rob Herring | default:
|
75 | 2488514c | Rob Herring | break;
|
76 | 2488514c | Rob Herring | } |
77 | 2488514c | Rob Herring | } |
78 | 2488514c | Rob Herring | |
79 | 2488514c | Rob Herring | #define NUM_REGS 0x200 |
80 | 2488514c | Rob Herring | static void hb_regs_write(void *opaque, target_phys_addr_t offset, |
81 | 2488514c | Rob Herring | uint64_t value, unsigned size)
|
82 | 2488514c | Rob Herring | { |
83 | 2488514c | Rob Herring | uint32_t *regs = opaque; |
84 | 2488514c | Rob Herring | |
85 | 2488514c | Rob Herring | if (offset == 0xf00) { |
86 | 2488514c | Rob Herring | if (value == 1 || value == 2) { |
87 | 2488514c | Rob Herring | qemu_system_reset_request(); |
88 | 2488514c | Rob Herring | } else if (value == 3) { |
89 | 2488514c | Rob Herring | qemu_system_shutdown_request(); |
90 | 2488514c | Rob Herring | } |
91 | 2488514c | Rob Herring | } |
92 | 2488514c | Rob Herring | |
93 | 2488514c | Rob Herring | regs[offset/4] = value;
|
94 | 2488514c | Rob Herring | } |
95 | 2488514c | Rob Herring | |
96 | 2488514c | Rob Herring | static uint64_t hb_regs_read(void *opaque, target_phys_addr_t offset, |
97 | 2488514c | Rob Herring | unsigned size)
|
98 | 2488514c | Rob Herring | { |
99 | 2488514c | Rob Herring | uint32_t *regs = opaque; |
100 | 2488514c | Rob Herring | uint32_t value = regs[offset/4];
|
101 | 2488514c | Rob Herring | |
102 | 2488514c | Rob Herring | if ((offset == 0x100) || (offset == 0x108) || (offset == 0x10C)) { |
103 | 2488514c | Rob Herring | value |= 0x30000000;
|
104 | 2488514c | Rob Herring | } |
105 | 2488514c | Rob Herring | |
106 | 2488514c | Rob Herring | return value;
|
107 | 2488514c | Rob Herring | } |
108 | 2488514c | Rob Herring | |
109 | 2488514c | Rob Herring | static const MemoryRegionOps hb_mem_ops = { |
110 | 2488514c | Rob Herring | .read = hb_regs_read, |
111 | 2488514c | Rob Herring | .write = hb_regs_write, |
112 | 2488514c | Rob Herring | .endianness = DEVICE_NATIVE_ENDIAN, |
113 | 2488514c | Rob Herring | }; |
114 | 2488514c | Rob Herring | |
115 | 2488514c | Rob Herring | typedef struct { |
116 | 2488514c | Rob Herring | SysBusDevice busdev; |
117 | 2488514c | Rob Herring | MemoryRegion *iomem; |
118 | 2488514c | Rob Herring | uint32_t regs[NUM_REGS]; |
119 | 2488514c | Rob Herring | } HighbankRegsState; |
120 | 2488514c | Rob Herring | |
121 | 2488514c | Rob Herring | static VMStateDescription vmstate_highbank_regs = {
|
122 | 2488514c | Rob Herring | .name = "highbank-regs",
|
123 | 2488514c | Rob Herring | .version_id = 0,
|
124 | 2488514c | Rob Herring | .minimum_version_id = 0,
|
125 | 2488514c | Rob Herring | .minimum_version_id_old = 0,
|
126 | 2488514c | Rob Herring | .fields = (VMStateField[]) { |
127 | 2488514c | Rob Herring | VMSTATE_UINT32_ARRAY(regs, HighbankRegsState, NUM_REGS), |
128 | 2488514c | Rob Herring | VMSTATE_END_OF_LIST(), |
129 | 2488514c | Rob Herring | }, |
130 | 2488514c | Rob Herring | }; |
131 | 2488514c | Rob Herring | |
132 | 2488514c | Rob Herring | static void highbank_regs_reset(DeviceState *dev) |
133 | 2488514c | Rob Herring | { |
134 | 2488514c | Rob Herring | SysBusDevice *sys_dev = sysbus_from_qdev(dev); |
135 | 2488514c | Rob Herring | HighbankRegsState *s = FROM_SYSBUS(HighbankRegsState, sys_dev); |
136 | 2488514c | Rob Herring | |
137 | 2488514c | Rob Herring | s->regs[0x40] = 0x05F20121; |
138 | 2488514c | Rob Herring | s->regs[0x41] = 0x2; |
139 | 2488514c | Rob Herring | s->regs[0x42] = 0x05F30121; |
140 | 2488514c | Rob Herring | s->regs[0x43] = 0x05F40121; |
141 | 2488514c | Rob Herring | } |
142 | 2488514c | Rob Herring | |
143 | 2488514c | Rob Herring | static int highbank_regs_init(SysBusDevice *dev) |
144 | 2488514c | Rob Herring | { |
145 | 2488514c | Rob Herring | HighbankRegsState *s = FROM_SYSBUS(HighbankRegsState, dev); |
146 | 2488514c | Rob Herring | |
147 | 2488514c | Rob Herring | s->iomem = g_new(MemoryRegion, 1);
|
148 | 2488514c | Rob Herring | memory_region_init_io(s->iomem, &hb_mem_ops, s->regs, "highbank_regs",
|
149 | 2488514c | Rob Herring | 0x1000);
|
150 | 2488514c | Rob Herring | sysbus_init_mmio(dev, s->iomem); |
151 | 2488514c | Rob Herring | |
152 | 2488514c | Rob Herring | return 0; |
153 | 2488514c | Rob Herring | } |
154 | 2488514c | Rob Herring | |
155 | 999e12bb | Anthony Liguori | static void highbank_regs_class_init(ObjectClass *klass, void *data) |
156 | 999e12bb | Anthony Liguori | { |
157 | 999e12bb | Anthony Liguori | SysBusDeviceClass *sbc = SYS_BUS_DEVICE_CLASS(klass); |
158 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
159 | 999e12bb | Anthony Liguori | |
160 | 999e12bb | Anthony Liguori | sbc->init = highbank_regs_init; |
161 | 39bffca2 | Anthony Liguori | dc->desc = "Calxeda Highbank registers";
|
162 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_highbank_regs; |
163 | 39bffca2 | Anthony Liguori | dc->reset = highbank_regs_reset; |
164 | 999e12bb | Anthony Liguori | } |
165 | 999e12bb | Anthony Liguori | |
166 | 39bffca2 | Anthony Liguori | static TypeInfo highbank_regs_info = {
|
167 | 39bffca2 | Anthony Liguori | .name = "highbank-regs",
|
168 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
169 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(HighbankRegsState),
|
170 | 39bffca2 | Anthony Liguori | .class_init = highbank_regs_class_init, |
171 | 2488514c | Rob Herring | }; |
172 | 2488514c | Rob Herring | |
173 | 83f7d43a | Andreas Färber | static void highbank_regs_register_types(void) |
174 | 2488514c | Rob Herring | { |
175 | 39bffca2 | Anthony Liguori | type_register_static(&highbank_regs_info); |
176 | 2488514c | Rob Herring | } |
177 | 2488514c | Rob Herring | |
178 | 83f7d43a | Andreas Färber | type_init(highbank_regs_register_types) |
179 | 2488514c | Rob Herring | |
180 | 2488514c | Rob Herring | static struct arm_boot_info highbank_binfo; |
181 | 2488514c | Rob Herring | |
182 | 2488514c | Rob Herring | /* ram_size must be set to match the upper bound of memory in the
|
183 | 2488514c | Rob Herring | * device tree (linux/arch/arm/boot/dts/highbank.dts), which is
|
184 | 2488514c | Rob Herring | * normally 0xff900000 or -m 4089. When running this board on a
|
185 | 2488514c | Rob Herring | * 32-bit host, set the reg value of memory to 0xf7ff00000 in the
|
186 | 2488514c | Rob Herring | * device tree and pass -m 2047 to QEMU.
|
187 | 2488514c | Rob Herring | */
|
188 | 2488514c | Rob Herring | static void highbank_init(ram_addr_t ram_size, |
189 | 2488514c | Rob Herring | const char *boot_device, |
190 | 2488514c | Rob Herring | const char *kernel_filename, const char *kernel_cmdline, |
191 | 2488514c | Rob Herring | const char *initrd_filename, const char *cpu_model) |
192 | 2488514c | Rob Herring | { |
193 | 5ae93306 | Andreas Färber | CPUARMState *env = NULL;
|
194 | 2488514c | Rob Herring | DeviceState *dev; |
195 | 2488514c | Rob Herring | SysBusDevice *busdev; |
196 | 2488514c | Rob Herring | qemu_irq *irqp; |
197 | 2488514c | Rob Herring | qemu_irq pic[128];
|
198 | 2488514c | Rob Herring | int n;
|
199 | 2488514c | Rob Herring | qemu_irq cpu_irq[4];
|
200 | 2488514c | Rob Herring | MemoryRegion *sysram; |
201 | 2488514c | Rob Herring | MemoryRegion *dram; |
202 | 2488514c | Rob Herring | MemoryRegion *sysmem; |
203 | 2488514c | Rob Herring | char *sysboot_filename;
|
204 | 2488514c | Rob Herring | |
205 | 2488514c | Rob Herring | if (!cpu_model) {
|
206 | 2488514c | Rob Herring | cpu_model = "cortex-a9";
|
207 | 2488514c | Rob Herring | } |
208 | 2488514c | Rob Herring | |
209 | 2488514c | Rob Herring | for (n = 0; n < smp_cpus; n++) { |
210 | c5fad12f | Peter Maydell | ARMCPU *cpu; |
211 | c5fad12f | Peter Maydell | cpu = cpu_arm_init(cpu_model); |
212 | c5fad12f | Peter Maydell | if (cpu == NULL) { |
213 | 2488514c | Rob Herring | fprintf(stderr, "Unable to find CPU definition\n");
|
214 | 2488514c | Rob Herring | exit(1);
|
215 | 2488514c | Rob Herring | } |
216 | c5fad12f | Peter Maydell | env = &cpu->env; |
217 | c5fad12f | Peter Maydell | /* This will become a QOM property eventually */
|
218 | c5fad12f | Peter Maydell | cpu->reset_cbar = GIC_BASE_ADDR; |
219 | 2488514c | Rob Herring | irqp = arm_pic_init_cpu(env); |
220 | 2488514c | Rob Herring | cpu_irq[n] = irqp[ARM_PIC_CPU_IRQ]; |
221 | 2488514c | Rob Herring | } |
222 | 2488514c | Rob Herring | |
223 | 2488514c | Rob Herring | sysmem = get_system_memory(); |
224 | 2488514c | Rob Herring | dram = g_new(MemoryRegion, 1);
|
225 | 2488514c | Rob Herring | memory_region_init_ram(dram, "highbank.dram", ram_size);
|
226 | 2488514c | Rob Herring | /* SDRAM at address zero. */
|
227 | 2488514c | Rob Herring | memory_region_add_subregion(sysmem, 0, dram);
|
228 | 2488514c | Rob Herring | |
229 | 2488514c | Rob Herring | sysram = g_new(MemoryRegion, 1);
|
230 | 2488514c | Rob Herring | memory_region_init_ram(sysram, "highbank.sysram", 0x8000); |
231 | 2488514c | Rob Herring | memory_region_add_subregion(sysmem, 0xfff88000, sysram);
|
232 | 2488514c | Rob Herring | if (bios_name != NULL) { |
233 | 2488514c | Rob Herring | sysboot_filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
234 | 2488514c | Rob Herring | if (sysboot_filename != NULL) { |
235 | 2488514c | Rob Herring | uint32_t filesize = get_image_size(sysboot_filename); |
236 | 2488514c | Rob Herring | if (load_image_targphys("sysram.bin", 0xfff88000, filesize) < 0) { |
237 | 2488514c | Rob Herring | hw_error("Unable to load %s\n", bios_name);
|
238 | 2488514c | Rob Herring | } |
239 | 2488514c | Rob Herring | } else {
|
240 | 2488514c | Rob Herring | hw_error("Unable to find %s\n", bios_name);
|
241 | 2488514c | Rob Herring | } |
242 | 2488514c | Rob Herring | } |
243 | 2488514c | Rob Herring | |
244 | 2488514c | Rob Herring | dev = qdev_create(NULL, "a9mpcore_priv"); |
245 | 2488514c | Rob Herring | qdev_prop_set_uint32(dev, "num-cpu", smp_cpus);
|
246 | 2488514c | Rob Herring | qdev_prop_set_uint32(dev, "num-irq", NIRQ_GIC);
|
247 | 2488514c | Rob Herring | qdev_init_nofail(dev); |
248 | 2488514c | Rob Herring | busdev = sysbus_from_qdev(dev); |
249 | 2488514c | Rob Herring | sysbus_mmio_map(busdev, 0, GIC_BASE_ADDR);
|
250 | 2488514c | Rob Herring | for (n = 0; n < smp_cpus; n++) { |
251 | 2488514c | Rob Herring | sysbus_connect_irq(busdev, n, cpu_irq[n]); |
252 | 2488514c | Rob Herring | } |
253 | 2488514c | Rob Herring | |
254 | 2488514c | Rob Herring | for (n = 0; n < 128; n++) { |
255 | 2488514c | Rob Herring | pic[n] = qdev_get_gpio_in(dev, n); |
256 | 2488514c | Rob Herring | } |
257 | 2488514c | Rob Herring | |
258 | 2488514c | Rob Herring | dev = qdev_create(NULL, "l2x0"); |
259 | 2488514c | Rob Herring | qdev_init_nofail(dev); |
260 | 2488514c | Rob Herring | busdev = sysbus_from_qdev(dev); |
261 | 2488514c | Rob Herring | sysbus_mmio_map(busdev, 0, 0xfff12000); |
262 | 2488514c | Rob Herring | |
263 | 2488514c | Rob Herring | dev = qdev_create(NULL, "sp804"); |
264 | 2488514c | Rob Herring | qdev_prop_set_uint32(dev, "freq0", 150000000); |
265 | 2488514c | Rob Herring | qdev_prop_set_uint32(dev, "freq1", 150000000); |
266 | 2488514c | Rob Herring | qdev_init_nofail(dev); |
267 | 2488514c | Rob Herring | busdev = sysbus_from_qdev(dev); |
268 | 2488514c | Rob Herring | sysbus_mmio_map(busdev, 0, 0xfff34000); |
269 | 2488514c | Rob Herring | sysbus_connect_irq(busdev, 0, pic[18]); |
270 | 2488514c | Rob Herring | sysbus_create_simple("pl011", 0xfff36000, pic[20]); |
271 | 2488514c | Rob Herring | |
272 | 2488514c | Rob Herring | dev = qdev_create(NULL, "highbank-regs"); |
273 | 2488514c | Rob Herring | qdev_init_nofail(dev); |
274 | 2488514c | Rob Herring | busdev = sysbus_from_qdev(dev); |
275 | 2488514c | Rob Herring | sysbus_mmio_map(busdev, 0, 0xfff3c000); |
276 | 2488514c | Rob Herring | |
277 | 2488514c | Rob Herring | sysbus_create_simple("pl061", 0xfff30000, pic[14]); |
278 | 2488514c | Rob Herring | sysbus_create_simple("pl061", 0xfff31000, pic[15]); |
279 | 2488514c | Rob Herring | sysbus_create_simple("pl061", 0xfff32000, pic[16]); |
280 | 2488514c | Rob Herring | sysbus_create_simple("pl061", 0xfff33000, pic[17]); |
281 | 2488514c | Rob Herring | sysbus_create_simple("pl031", 0xfff35000, pic[19]); |
282 | 2488514c | Rob Herring | sysbus_create_simple("pl022", 0xfff39000, pic[23]); |
283 | 2488514c | Rob Herring | |
284 | 2488514c | Rob Herring | sysbus_create_simple("sysbus-ahci", 0xffe08000, pic[83]); |
285 | 2488514c | Rob Herring | |
286 | 2488514c | Rob Herring | if (nd_table[0].vlan) { |
287 | 2488514c | Rob Herring | qemu_check_nic_model(&nd_table[0], "xgmac"); |
288 | 2488514c | Rob Herring | dev = qdev_create(NULL, "xgmac"); |
289 | 2488514c | Rob Herring | qdev_set_nic_properties(dev, &nd_table[0]);
|
290 | 2488514c | Rob Herring | qdev_init_nofail(dev); |
291 | 2488514c | Rob Herring | sysbus_mmio_map(sysbus_from_qdev(dev), 0, 0xfff50000); |
292 | 2488514c | Rob Herring | sysbus_connect_irq(sysbus_from_qdev(dev), 0, pic[77]); |
293 | 2488514c | Rob Herring | sysbus_connect_irq(sysbus_from_qdev(dev), 1, pic[78]); |
294 | 2488514c | Rob Herring | sysbus_connect_irq(sysbus_from_qdev(dev), 2, pic[79]); |
295 | 2488514c | Rob Herring | |
296 | 2488514c | Rob Herring | qemu_check_nic_model(&nd_table[1], "xgmac"); |
297 | 2488514c | Rob Herring | dev = qdev_create(NULL, "xgmac"); |
298 | 2488514c | Rob Herring | qdev_set_nic_properties(dev, &nd_table[1]);
|
299 | 2488514c | Rob Herring | qdev_init_nofail(dev); |
300 | 2488514c | Rob Herring | sysbus_mmio_map(sysbus_from_qdev(dev), 0, 0xfff51000); |
301 | 2488514c | Rob Herring | sysbus_connect_irq(sysbus_from_qdev(dev), 0, pic[80]); |
302 | 2488514c | Rob Herring | sysbus_connect_irq(sysbus_from_qdev(dev), 1, pic[81]); |
303 | 2488514c | Rob Herring | sysbus_connect_irq(sysbus_from_qdev(dev), 2, pic[82]); |
304 | 2488514c | Rob Herring | } |
305 | 2488514c | Rob Herring | |
306 | 2488514c | Rob Herring | highbank_binfo.ram_size = ram_size; |
307 | 2488514c | Rob Herring | highbank_binfo.kernel_filename = kernel_filename; |
308 | 2488514c | Rob Herring | highbank_binfo.kernel_cmdline = kernel_cmdline; |
309 | 2488514c | Rob Herring | highbank_binfo.initrd_filename = initrd_filename; |
310 | 2488514c | Rob Herring | /* highbank requires a dtb in order to boot, and the dtb will override
|
311 | 2488514c | Rob Herring | * the board ID. The following value is ignored, so set it to -1 to be
|
312 | 2488514c | Rob Herring | * clear that the value is meaningless.
|
313 | 2488514c | Rob Herring | */
|
314 | 2488514c | Rob Herring | highbank_binfo.board_id = -1;
|
315 | 2488514c | Rob Herring | highbank_binfo.nb_cpus = smp_cpus; |
316 | 2488514c | Rob Herring | highbank_binfo.loader_start = 0;
|
317 | 2488514c | Rob Herring | highbank_binfo.write_secondary_boot = hb_write_secondary; |
318 | 2488514c | Rob Herring | highbank_binfo.secondary_cpu_reset_hook = hb_reset_secondary; |
319 | 2488514c | Rob Herring | arm_load_kernel(first_cpu, &highbank_binfo); |
320 | 2488514c | Rob Herring | } |
321 | 2488514c | Rob Herring | |
322 | 2488514c | Rob Herring | static QEMUMachine highbank_machine = {
|
323 | 2488514c | Rob Herring | .name = "highbank",
|
324 | 2488514c | Rob Herring | .desc = "Calxeda Highbank (ECX-1000)",
|
325 | 2488514c | Rob Herring | .init = highbank_init, |
326 | 2488514c | Rob Herring | .use_scsi = 1,
|
327 | 2488514c | Rob Herring | .max_cpus = 4,
|
328 | 2488514c | Rob Herring | }; |
329 | 2488514c | Rob Herring | |
330 | 2488514c | Rob Herring | static void highbank_machine_init(void) |
331 | 2488514c | Rob Herring | { |
332 | 2488514c | Rob Herring | qemu_register_machine(&highbank_machine); |
333 | 2488514c | Rob Herring | } |
334 | 2488514c | Rob Herring | |
335 | 2488514c | Rob Herring | machine_init(highbank_machine_init); |