root / hw / xilinx_timer.c @ fa156e51
History | View | Annotate | Download (6.6 kB)
1 | 388f60b1 | Edgar E. Iglesias | /*
|
---|---|---|---|
2 | 388f60b1 | Edgar E. Iglesias | * QEMU model of the Xilinx timer block.
|
3 | 388f60b1 | Edgar E. Iglesias | *
|
4 | 388f60b1 | Edgar E. Iglesias | * Copyright (c) 2009 Edgar E. Iglesias.
|
5 | 388f60b1 | Edgar E. Iglesias | *
|
6 | 388f60b1 | Edgar E. Iglesias | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 388f60b1 | Edgar E. Iglesias | * of this software and associated documentation files (the "Software"), to deal
|
8 | 388f60b1 | Edgar E. Iglesias | * in the Software without restriction, including without limitation the rights
|
9 | 388f60b1 | Edgar E. Iglesias | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 388f60b1 | Edgar E. Iglesias | * copies of the Software, and to permit persons to whom the Software is
|
11 | 388f60b1 | Edgar E. Iglesias | * furnished to do so, subject to the following conditions:
|
12 | 388f60b1 | Edgar E. Iglesias | *
|
13 | 388f60b1 | Edgar E. Iglesias | * The above copyright notice and this permission notice shall be included in
|
14 | 388f60b1 | Edgar E. Iglesias | * all copies or substantial portions of the Software.
|
15 | 388f60b1 | Edgar E. Iglesias | *
|
16 | 388f60b1 | Edgar E. Iglesias | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 388f60b1 | Edgar E. Iglesias | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 388f60b1 | Edgar E. Iglesias | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 388f60b1 | Edgar E. Iglesias | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 388f60b1 | Edgar E. Iglesias | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 388f60b1 | Edgar E. Iglesias | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 388f60b1 | Edgar E. Iglesias | * THE SOFTWARE.
|
23 | 388f60b1 | Edgar E. Iglesias | */
|
24 | 388f60b1 | Edgar E. Iglesias | |
25 | 388f60b1 | Edgar E. Iglesias | #include "sysbus.h" |
26 | 388f60b1 | Edgar E. Iglesias | #include "qemu-timer.h" |
27 | 49d4d9b6 | Paolo Bonzini | #include "ptimer.h" |
28 | 388f60b1 | Edgar E. Iglesias | |
29 | 388f60b1 | Edgar E. Iglesias | #define D(x)
|
30 | 388f60b1 | Edgar E. Iglesias | |
31 | 388f60b1 | Edgar E. Iglesias | #define R_TCSR 0 |
32 | 388f60b1 | Edgar E. Iglesias | #define R_TLR 1 |
33 | 388f60b1 | Edgar E. Iglesias | #define R_TCR 2 |
34 | 388f60b1 | Edgar E. Iglesias | #define R_MAX 4 |
35 | 388f60b1 | Edgar E. Iglesias | |
36 | 388f60b1 | Edgar E. Iglesias | #define TCSR_MDT (1<<0) |
37 | 388f60b1 | Edgar E. Iglesias | #define TCSR_UDT (1<<1) |
38 | 388f60b1 | Edgar E. Iglesias | #define TCSR_GENT (1<<2) |
39 | 388f60b1 | Edgar E. Iglesias | #define TCSR_CAPT (1<<3) |
40 | 388f60b1 | Edgar E. Iglesias | #define TCSR_ARHT (1<<4) |
41 | 388f60b1 | Edgar E. Iglesias | #define TCSR_LOAD (1<<5) |
42 | 388f60b1 | Edgar E. Iglesias | #define TCSR_ENIT (1<<6) |
43 | 388f60b1 | Edgar E. Iglesias | #define TCSR_ENT (1<<7) |
44 | 388f60b1 | Edgar E. Iglesias | #define TCSR_TINT (1<<8) |
45 | 388f60b1 | Edgar E. Iglesias | #define TCSR_PWMA (1<<9) |
46 | 388f60b1 | Edgar E. Iglesias | #define TCSR_ENALL (1<<10) |
47 | 388f60b1 | Edgar E. Iglesias | |
48 | 388f60b1 | Edgar E. Iglesias | struct xlx_timer
|
49 | 388f60b1 | Edgar E. Iglesias | { |
50 | 388f60b1 | Edgar E. Iglesias | QEMUBH *bh; |
51 | 388f60b1 | Edgar E. Iglesias | ptimer_state *ptimer; |
52 | 388f60b1 | Edgar E. Iglesias | void *parent;
|
53 | 388f60b1 | Edgar E. Iglesias | int nr; /* for debug. */ |
54 | 388f60b1 | Edgar E. Iglesias | |
55 | 388f60b1 | Edgar E. Iglesias | unsigned long timer_div; |
56 | 388f60b1 | Edgar E. Iglesias | |
57 | 388f60b1 | Edgar E. Iglesias | uint32_t regs[R_MAX]; |
58 | 388f60b1 | Edgar E. Iglesias | }; |
59 | 388f60b1 | Edgar E. Iglesias | |
60 | 388f60b1 | Edgar E. Iglesias | struct timerblock
|
61 | 388f60b1 | Edgar E. Iglesias | { |
62 | 388f60b1 | Edgar E. Iglesias | SysBusDevice busdev; |
63 | 010f3f5f | Edgar E. Iglesias | MemoryRegion mmio; |
64 | 388f60b1 | Edgar E. Iglesias | qemu_irq irq; |
65 | ee6847d1 | Gerd Hoffmann | uint32_t nr_timers; |
66 | ee6847d1 | Gerd Hoffmann | uint32_t freq_hz; |
67 | 388f60b1 | Edgar E. Iglesias | struct xlx_timer *timers;
|
68 | 388f60b1 | Edgar E. Iglesias | }; |
69 | 388f60b1 | Edgar E. Iglesias | |
70 | c227f099 | Anthony Liguori | static inline unsigned int timer_from_addr(target_phys_addr_t addr) |
71 | 388f60b1 | Edgar E. Iglesias | { |
72 | 388f60b1 | Edgar E. Iglesias | /* Timers get a 4x32bit control reg area each. */
|
73 | 388f60b1 | Edgar E. Iglesias | return addr >> 2; |
74 | 388f60b1 | Edgar E. Iglesias | } |
75 | 388f60b1 | Edgar E. Iglesias | |
76 | 388f60b1 | Edgar E. Iglesias | static void timer_update_irq(struct timerblock *t) |
77 | 388f60b1 | Edgar E. Iglesias | { |
78 | 388f60b1 | Edgar E. Iglesias | unsigned int i, irq = 0; |
79 | 388f60b1 | Edgar E. Iglesias | uint32_t csr; |
80 | 388f60b1 | Edgar E. Iglesias | |
81 | 388f60b1 | Edgar E. Iglesias | for (i = 0; i < t->nr_timers; i++) { |
82 | 388f60b1 | Edgar E. Iglesias | csr = t->timers[i].regs[R_TCSR]; |
83 | 388f60b1 | Edgar E. Iglesias | irq |= (csr & TCSR_TINT) && (csr & TCSR_ENIT); |
84 | 388f60b1 | Edgar E. Iglesias | } |
85 | 388f60b1 | Edgar E. Iglesias | |
86 | 388f60b1 | Edgar E. Iglesias | /* All timers within the same slave share a single IRQ line. */
|
87 | 388f60b1 | Edgar E. Iglesias | qemu_set_irq(t->irq, !!irq); |
88 | 388f60b1 | Edgar E. Iglesias | } |
89 | 388f60b1 | Edgar E. Iglesias | |
90 | 010f3f5f | Edgar E. Iglesias | static uint64_t
|
91 | 010f3f5f | Edgar E. Iglesias | timer_read(void *opaque, target_phys_addr_t addr, unsigned int size) |
92 | 388f60b1 | Edgar E. Iglesias | { |
93 | 388f60b1 | Edgar E. Iglesias | struct timerblock *t = opaque;
|
94 | 388f60b1 | Edgar E. Iglesias | struct xlx_timer *xt;
|
95 | 388f60b1 | Edgar E. Iglesias | uint32_t r = 0;
|
96 | 388f60b1 | Edgar E. Iglesias | unsigned int timer; |
97 | 388f60b1 | Edgar E. Iglesias | |
98 | 388f60b1 | Edgar E. Iglesias | addr >>= 2;
|
99 | 388f60b1 | Edgar E. Iglesias | timer = timer_from_addr(addr); |
100 | 388f60b1 | Edgar E. Iglesias | xt = &t->timers[timer]; |
101 | 388f60b1 | Edgar E. Iglesias | /* Further decoding to address a specific timers reg. */
|
102 | 388f60b1 | Edgar E. Iglesias | addr &= 0x3;
|
103 | 388f60b1 | Edgar E. Iglesias | switch (addr)
|
104 | 388f60b1 | Edgar E. Iglesias | { |
105 | 388f60b1 | Edgar E. Iglesias | case R_TCR:
|
106 | 388f60b1 | Edgar E. Iglesias | r = ptimer_get_count(xt->ptimer); |
107 | 388f60b1 | Edgar E. Iglesias | if (!(xt->regs[R_TCSR] & TCSR_UDT))
|
108 | 388f60b1 | Edgar E. Iglesias | r = ~r; |
109 | 388f60b1 | Edgar E. Iglesias | D(qemu_log("xlx_timer t=%d read counter=%x udt=%d\n",
|
110 | 388f60b1 | Edgar E. Iglesias | timer, r, xt->regs[R_TCSR] & TCSR_UDT)); |
111 | 388f60b1 | Edgar E. Iglesias | break;
|
112 | 388f60b1 | Edgar E. Iglesias | default:
|
113 | 388f60b1 | Edgar E. Iglesias | if (addr < ARRAY_SIZE(xt->regs))
|
114 | 388f60b1 | Edgar E. Iglesias | r = xt->regs[addr]; |
115 | 388f60b1 | Edgar E. Iglesias | break;
|
116 | 388f60b1 | Edgar E. Iglesias | |
117 | 388f60b1 | Edgar E. Iglesias | } |
118 | 388f60b1 | Edgar E. Iglesias | D(printf("%s timer=%d %x=%x\n", __func__, timer, addr * 4, r)); |
119 | 388f60b1 | Edgar E. Iglesias | return r;
|
120 | 388f60b1 | Edgar E. Iglesias | } |
121 | 388f60b1 | Edgar E. Iglesias | |
122 | 388f60b1 | Edgar E. Iglesias | static void timer_enable(struct xlx_timer *xt) |
123 | 388f60b1 | Edgar E. Iglesias | { |
124 | 388f60b1 | Edgar E. Iglesias | uint64_t count; |
125 | 388f60b1 | Edgar E. Iglesias | |
126 | 388f60b1 | Edgar E. Iglesias | D(printf("%s timer=%d down=%d\n", __func__,
|
127 | 388f60b1 | Edgar E. Iglesias | xt->nr, xt->regs[R_TCSR] & TCSR_UDT)); |
128 | 388f60b1 | Edgar E. Iglesias | |
129 | 388f60b1 | Edgar E. Iglesias | ptimer_stop(xt->ptimer); |
130 | 388f60b1 | Edgar E. Iglesias | |
131 | 388f60b1 | Edgar E. Iglesias | if (xt->regs[R_TCSR] & TCSR_UDT)
|
132 | 388f60b1 | Edgar E. Iglesias | count = xt->regs[R_TLR]; |
133 | 388f60b1 | Edgar E. Iglesias | else
|
134 | 388f60b1 | Edgar E. Iglesias | count = ~0 - xt->regs[R_TLR];
|
135 | 388f60b1 | Edgar E. Iglesias | ptimer_set_count(xt->ptimer, count); |
136 | 388f60b1 | Edgar E. Iglesias | ptimer_run(xt->ptimer, 1);
|
137 | 388f60b1 | Edgar E. Iglesias | } |
138 | 388f60b1 | Edgar E. Iglesias | |
139 | 388f60b1 | Edgar E. Iglesias | static void |
140 | 010f3f5f | Edgar E. Iglesias | timer_write(void *opaque, target_phys_addr_t addr,
|
141 | 010f3f5f | Edgar E. Iglesias | uint64_t val64, unsigned int size) |
142 | 388f60b1 | Edgar E. Iglesias | { |
143 | 388f60b1 | Edgar E. Iglesias | struct timerblock *t = opaque;
|
144 | 388f60b1 | Edgar E. Iglesias | struct xlx_timer *xt;
|
145 | 388f60b1 | Edgar E. Iglesias | unsigned int timer; |
146 | 010f3f5f | Edgar E. Iglesias | uint32_t value = val64; |
147 | 388f60b1 | Edgar E. Iglesias | |
148 | 388f60b1 | Edgar E. Iglesias | addr >>= 2;
|
149 | 388f60b1 | Edgar E. Iglesias | timer = timer_from_addr(addr); |
150 | 388f60b1 | Edgar E. Iglesias | xt = &t->timers[timer]; |
151 | 388f60b1 | Edgar E. Iglesias | D(printf("%s addr=%x val=%x (timer=%d off=%d)\n",
|
152 | 388f60b1 | Edgar E. Iglesias | __func__, addr * 4, value, timer, addr & 3)); |
153 | 388f60b1 | Edgar E. Iglesias | /* Further decoding to address a specific timers reg. */
|
154 | 388f60b1 | Edgar E. Iglesias | addr &= 3;
|
155 | 388f60b1 | Edgar E. Iglesias | switch (addr)
|
156 | 388f60b1 | Edgar E. Iglesias | { |
157 | 388f60b1 | Edgar E. Iglesias | case R_TCSR:
|
158 | 388f60b1 | Edgar E. Iglesias | if (value & TCSR_TINT)
|
159 | 388f60b1 | Edgar E. Iglesias | value &= ~TCSR_TINT; |
160 | 388f60b1 | Edgar E. Iglesias | |
161 | 388f60b1 | Edgar E. Iglesias | xt->regs[addr] = value; |
162 | 388f60b1 | Edgar E. Iglesias | if (value & TCSR_ENT)
|
163 | 388f60b1 | Edgar E. Iglesias | timer_enable(xt); |
164 | 388f60b1 | Edgar E. Iglesias | break;
|
165 | 388f60b1 | Edgar E. Iglesias | |
166 | 388f60b1 | Edgar E. Iglesias | default:
|
167 | 388f60b1 | Edgar E. Iglesias | if (addr < ARRAY_SIZE(xt->regs))
|
168 | 388f60b1 | Edgar E. Iglesias | xt->regs[addr] = value; |
169 | 388f60b1 | Edgar E. Iglesias | break;
|
170 | 388f60b1 | Edgar E. Iglesias | } |
171 | 388f60b1 | Edgar E. Iglesias | timer_update_irq(t); |
172 | 388f60b1 | Edgar E. Iglesias | } |
173 | 388f60b1 | Edgar E. Iglesias | |
174 | 010f3f5f | Edgar E. Iglesias | static const MemoryRegionOps timer_ops = { |
175 | 010f3f5f | Edgar E. Iglesias | .read = timer_read, |
176 | 010f3f5f | Edgar E. Iglesias | .write = timer_write, |
177 | 010f3f5f | Edgar E. Iglesias | .endianness = DEVICE_NATIVE_ENDIAN, |
178 | 010f3f5f | Edgar E. Iglesias | .valid = { |
179 | 010f3f5f | Edgar E. Iglesias | .min_access_size = 4,
|
180 | 010f3f5f | Edgar E. Iglesias | .max_access_size = 4
|
181 | 010f3f5f | Edgar E. Iglesias | } |
182 | 388f60b1 | Edgar E. Iglesias | }; |
183 | 388f60b1 | Edgar E. Iglesias | |
184 | 388f60b1 | Edgar E. Iglesias | static void timer_hit(void *opaque) |
185 | 388f60b1 | Edgar E. Iglesias | { |
186 | 388f60b1 | Edgar E. Iglesias | struct xlx_timer *xt = opaque;
|
187 | 388f60b1 | Edgar E. Iglesias | struct timerblock *t = xt->parent;
|
188 | 388f60b1 | Edgar E. Iglesias | D(printf("%s %d\n", __func__, timer));
|
189 | 388f60b1 | Edgar E. Iglesias | xt->regs[R_TCSR] |= TCSR_TINT; |
190 | 388f60b1 | Edgar E. Iglesias | |
191 | 388f60b1 | Edgar E. Iglesias | if (xt->regs[R_TCSR] & TCSR_ARHT)
|
192 | 388f60b1 | Edgar E. Iglesias | timer_enable(xt); |
193 | 388f60b1 | Edgar E. Iglesias | timer_update_irq(t); |
194 | 388f60b1 | Edgar E. Iglesias | } |
195 | 388f60b1 | Edgar E. Iglesias | |
196 | 81a322d4 | Gerd Hoffmann | static int xilinx_timer_init(SysBusDevice *dev) |
197 | 388f60b1 | Edgar E. Iglesias | { |
198 | 388f60b1 | Edgar E. Iglesias | struct timerblock *t = FROM_SYSBUS(typeof (*t), dev);
|
199 | 388f60b1 | Edgar E. Iglesias | unsigned int i; |
200 | 388f60b1 | Edgar E. Iglesias | |
201 | 388f60b1 | Edgar E. Iglesias | /* All timers share a single irq line. */
|
202 | 388f60b1 | Edgar E. Iglesias | sysbus_init_irq(dev, &t->irq); |
203 | 388f60b1 | Edgar E. Iglesias | |
204 | 388f60b1 | Edgar E. Iglesias | /* Init all the ptimers. */
|
205 | 7267c094 | Anthony Liguori | t->timers = g_malloc0(sizeof t->timers[0] * t->nr_timers); |
206 | 388f60b1 | Edgar E. Iglesias | for (i = 0; i < t->nr_timers; i++) { |
207 | 388f60b1 | Edgar E. Iglesias | struct xlx_timer *xt = &t->timers[i];
|
208 | 388f60b1 | Edgar E. Iglesias | |
209 | 388f60b1 | Edgar E. Iglesias | xt->parent = t; |
210 | 388f60b1 | Edgar E. Iglesias | xt->nr = i; |
211 | 388f60b1 | Edgar E. Iglesias | xt->bh = qemu_bh_new(timer_hit, xt); |
212 | 388f60b1 | Edgar E. Iglesias | xt->ptimer = ptimer_init(xt->bh); |
213 | ee6847d1 | Gerd Hoffmann | ptimer_set_freq(xt->ptimer, t->freq_hz); |
214 | 388f60b1 | Edgar E. Iglesias | } |
215 | 388f60b1 | Edgar E. Iglesias | |
216 | 010f3f5f | Edgar E. Iglesias | memory_region_init_io(&t->mmio, &timer_ops, t, "xilinx-timer",
|
217 | 010f3f5f | Edgar E. Iglesias | R_MAX * 4 * t->nr_timers);
|
218 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, &t->mmio); |
219 | 81a322d4 | Gerd Hoffmann | return 0; |
220 | 388f60b1 | Edgar E. Iglesias | } |
221 | 388f60b1 | Edgar E. Iglesias | |
222 | 999e12bb | Anthony Liguori | static Property xilinx_timer_properties[] = {
|
223 | 999e12bb | Anthony Liguori | DEFINE_PROP_UINT32("frequency", struct timerblock, freq_hz, 0), |
224 | 999e12bb | Anthony Liguori | DEFINE_PROP_UINT32("nr-timers", struct timerblock, nr_timers, 0), |
225 | 999e12bb | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
226 | 999e12bb | Anthony Liguori | }; |
227 | 999e12bb | Anthony Liguori | |
228 | 999e12bb | Anthony Liguori | static void xilinx_timer_class_init(ObjectClass *klass, void *data) |
229 | 999e12bb | Anthony Liguori | { |
230 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
231 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
232 | 999e12bb | Anthony Liguori | |
233 | 999e12bb | Anthony Liguori | k->init = xilinx_timer_init; |
234 | 39bffca2 | Anthony Liguori | dc->props = xilinx_timer_properties; |
235 | 999e12bb | Anthony Liguori | } |
236 | 999e12bb | Anthony Liguori | |
237 | 39bffca2 | Anthony Liguori | static TypeInfo xilinx_timer_info = {
|
238 | 39bffca2 | Anthony Liguori | .name = "xilinx,timer",
|
239 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
240 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(struct timerblock), |
241 | 39bffca2 | Anthony Liguori | .class_init = xilinx_timer_class_init, |
242 | ee6847d1 | Gerd Hoffmann | }; |
243 | ee6847d1 | Gerd Hoffmann | |
244 | 83f7d43a | Andreas Färber | static void xilinx_timer_register_types(void) |
245 | 388f60b1 | Edgar E. Iglesias | { |
246 | 39bffca2 | Anthony Liguori | type_register_static(&xilinx_timer_info); |
247 | 388f60b1 | Edgar E. Iglesias | } |
248 | 388f60b1 | Edgar E. Iglesias | |
249 | 83f7d43a | Andreas Färber | type_init(xilinx_timer_register_types) |